0% found this document useful (0 votes)
15 views8 pages

CSE221 Analysis

Uploaded by

u2104085
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
15 views8 pages

CSE221 Analysis

Uploaded by

u2104085
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 8

NO TENSION, DO DIN(ISLAM).

COURSE TITLE : DIGITAL LOGIC DESIGN

1. Explain why binary system is used in digital computer ?(09) Define binary logic .(11)

2. Perform the following conversions and show the internal arithmatic procedure of the
conversions: (11)

a)Decimal 225.225 to binary ,octal and hexadecimal

b)Hexadecimal 2AC5.D to decimal and binary

c) Dtermine radix r: (365)r= (194)10

3. Express the following switching circuit in binary logic notation .(11)

fig -1(c)

4. What do you mean by IC ? Give some examples of SSI, MSI, and LSI device .(11)

5. Write down the procedure for substraction with (r-1)' s complement perform the
substraction (1010100-1000100) using 2's complement .(11)

6. Obtain the truth table of the function : (11)

F=xy+x'y'+ y'z

Also implement the function with only AND and NOT gates.

7. what is dualitry of boolian algebra?(11)

8.(100%) What is the difference between the canonical form and standard form
?(11)(10)(09)(08)

9.Obtain the simplified expression in sum of the product and product of the sums ,(11)

F=w'yz'+ vw'z'+ vw'x+v'wz +v'w'y'z'

10. State the duyality principle.(08) and Show that the dual of the exclusive -OR is equal to
its complement .(11)(10)(08)

11. Design a parity generator nd parity checker circuit to check even perity of three bits
NO TENSION, DO DIN(ISLAM).

input.(11)

12. Determine the prime implecants of the function using tabulation method :(11)

F(w,y,z)=SUMATION (1,4,6,7,8,9,10,11,15)

13. What's steps are followed to design a combintional circuit ? Following these steps design
BCD to seven segment display decoder .(11)

14. Design full subtractoir circuit and what are the significance of don't care condition?(11)

15.Design a 4-bit mgnitude comparator circuit that indecate whether A>B,A=B,0rA<B.(11)

16. Why we use priority encoder ? How a 4*16 decoder construed with two 3*8 decoder?(11)

17.Implement F=SUMATION(0,1,3,4,8,9,15 ) with a multiplexer . Distinguish betw. mux and


de-mux.(11)

18. Distiguish betw. combinational circuit and sequencial circuit .(11)(09)

19.Design a combinatinal circuit using a ROM . The circuit scceopts a 3 bit number and
generates anoutput binary nunber equal to the square of teh input nuber .(11)

20. Figure 6(c) shows the state disgram of the sequential circiut .Reduce the states if possible
and show the reduced state diagram and reduced state table .

Form the reduced state table implement the sequential circiut with RS- flip- flop

fig-6(c)

21. Why PLA is preferable ? Implement the following function with PLA .(11)(10)

F1 =SUMATION (3,5,6,7)

F2= SUMATION (0,2,4,7)

22. Design a synchronous binary counter using T flip -flop .(11)(09)

23. Sketch block diagram of four ways to achive a mod- 6 countr using a counter with parallel
load .(11)

24. Design a clocked sequential circuit by using RS flip-flop for the given state table :(11)(09)

TABLE (2011)
NO TENSION, DO DIN(ISLAM).

25.How serial transfer occur freom resistor A to B by using sfhift resister .(11)

26. Explain a 4-bit up-down binary counter with its logic diagram .(11)

27. What are the advantages and disadvantages of the digital system over analog
system?(10)(08)

28.Convert the following by showing your conversion steps :(10)

a) (153.513)10 to octal

b)(673.02)8 to hexadecimal

c) (101011001.01)2 to Decimal

29. Given the two binary numbers X=11010 & Y=1101 , Perform the subtraction (a) X-Y &
(b)Y-X by using 1's & 2's complement.(10)

30.Conicacal form and standard form which form is preferable when implementing a boolean
function with gates?(08) Which form is obtained when reading a function from a truth
table?(10)

31. Implement the following function witrh two input NAND gates(10)

F=(A+B)' (A'+B') , like (AB)'A'B'

32. States the DEMorgans theorem . Find the complement of each of the following functions
F1=x'yz'+x'y'z & F2=x(y'z'+yz). Apply DEMorgans theorem as many times as necessary .(10)(09)

33. Simplify the following functios by using K-map :(10)

a) F=W'X'Y'=x'yz'+wx'y' +w'xyz'

b)F(A,B,C,D)=SUMATION(1,3,7,11,15)

and don't care d(A,B,C,D)=SUMATION (0,2,5)

34. Determine the prime implecants and essential prime implecants of the function
F=SUMATION(0,1,2,8,10,11,14,15).(10)

35. Convert the following to the other canonical form , a) F(A,B,C,D)=π(0,1,2,4,6,12)

b) F(A,B,C,D)=SUMATION(0,2,6,10,11,13,14).(10)
NO TENSION, DO DIN(ISLAM).

35. Design a combinational circuit that converts BCD to excess -3 code .(10)

36. Design a full adder and full subtractor circuit .(10)

37. Define combinational and sequential circuit .(10)

38.What is digital multiplexer ? Implement the following function with multiplexers


,F(A,B,C,D)=∑(0,1,3,4,8,9,15).(10)(09)(08)

39. Draw the block diagram of a BCD adder and explain how it works.(10)(09)

40. Implement the folloewing functions with PLA: F1(A,B,C)=∑(3,5,6,7),F2(A,B,C)=(0,2,4,7)


(10)(11)(09)

41. How is a f;ip-flop different from a latch ? Make comments .(10)

42. Discuss about the race around problem of R-S flip-flop and explain how it can be solved.(10)

43 Design a counter with the following bnary sequence :0,1,3,7,6,4 & repeat .Use
T-flip-flops.(10)

44. Define mealy and moore circuit.(10)

45. A sequencial circuit has two flip-flops A & B ,one input X and one outpuut Y. The state
diagram is shown in fig-7(a). Design the circuit with D flip-flop and use state assignment : AB =
00,01,10 and 11 respectively. (10)(09)

Fig-7(a)

46.Explain the constraction and the operaiton of the clocked JK flip-flop.(10)

47. What do you mean by synchronous & asynchronous counter(09)(08)? Show the state
diagram , logic diagram and timing diagram for a BCD ripple diagram.(10)

48. With necessary diagram explain the 4-bit up-down binarycounter .(10)

49. Draw and explain a 4-bit universal shift resistor.(10)(09)

50. Draw the timing diagram of a johonson counter.(10)

51.Write the first 15 digits in relected code? Compare 1’s complement with 2’s
complement.(09)(08)

52. What is alphanumeric code ? Perform the BCD addition of the decimal numbers 345 and
NO TENSION, DO DIN(ISLAM).

276.(09)

53. Given the two binary numnber X=1010100 & Y=1000011 ,perform the substractipon

a) X-Y & b)Y-X ,by using 1’s &2’s complement.(09)

54. With appropriate example briefly explain Distributive law,Associuative law and Consensus
theorem.(09)

55. Explain the boolean function F=xy+x’y’ in a product of maxterm form .(09)

56.What do you mean by positive logic and negative logic? Show that “A positive logic NOR is
the same physical gfate as a negative logic NAND”.(09)

57. Implement the Boolean function F=x’y’z+x’yz+xy’ with basic logic gates. (09)

58. Implement the folloewing functionb with two input NAND gates F= (A+B)’ (A’+B’) (09)

59. Determine the prime implecants & essencial prime implecants of the function
F(w,x,y,z)=SUMATION(1,4,6,7,8,9,10,11,15).(09)

60.Design a combinational circuit that sccepts a three-bit num ber and generate an output
binary number equal to the square of the input.(09)

61. Show a full addeer can be converted to a full substractor with the addition of one inverter
circuit.(09)

62.Define sychronous & asychronous sequencial circuit ,'With necessary figure describe the
operation of clocked RS flip flop .(09)

63. Obtain an 8*1 multyplexer with a dual 4-line to 1-line multiplexers having separate enable
inputs but common selection lines. Use a block diagram construction.(09)

64. Design a clocked sequential circuit with T-flip-flops for TA (A,B,X)=SUMATION(3,4,6) &
TB (A,B,X)=SUMATION(1,2,3,5,6).(09)

65.Design a full adder circuit by using two shift resistor, one AND gate and one D flip-flop. (09)

66.Which rules are followed during the substraction of two positive numbers (M-N), both of
base r,with r's complement ? (08)

67.Represent the deecimal number 8624 (a)in BCD ,(b)in excess-3 code ,(c)in 2,4,2,1 code and
(d) as a binary number.(08)
NO TENSION, DO DIN(ISLAM).

68. Perform the subtraction with trhe following decimal numbers using 10's complement and
9's complement (a)3750-2100 ,(b)753-846.(08)

69.Distinguish between boolean algebra and ordinary algebra .DEmostrate by means of truth
table the validity of the Distributive law of + over .(08)

70. Exress the following function in product of maxterms .(08)

(a)F(x,y,z)=xy+x'y (b)F(A,B,C,D)=D(A'+B)+B'D.

71.Symplify the following boolean functions to a minimum number of literals by using the
boolean algebra (a)xy+x'y+yz (b)zx +zx'y.(08)

72.Obtain the simplified expression of thge boolean function


F(A,B,C,D,E)=SUMATION(0,2,4,6,9,11,13,15,17,21,25,27,29,31) (08)

73. Conicacal form and standard form which form is preferable when implementing a boolean
function with gates ?Show that a positive logic AND gate is a negative logic OR gate and vice
versa(08)

74.Simplify the foolowing boolean functions and also Determine the prime implecants of the
function using tabulation method :(08)

F(w,x,y,z)=SUMATION (1,4,6,7,8,9,10,11,15).

75.Which steps are followed in teh design procedure of a comhbinational logic circuit ? Design a
combnational circuit that converts BCD code to in excess-3 code.(08)

76. Why NAND and NOR gates are called Universal gate ? Show the implementation of the
AND,OR, NOT operations with the help of NAND gfate.(08)

77.Determine the output Boolean function and the truth table for the circuit of fig:- 4(c) (08)

Fig:-4(c)

78.Define decoder and encoder .Draw a 3- to-8 line decoder and explain how it works.(08)

79.The truth table of a combinational circuit is shwion in the table below .Implement the circuit
using a PLA with 3 inputs , 3 products terms and 2 outputs.(08)

A B C F1 F2
NO TENSION, DO DIN(ISLAM).

0 0 0 0 0
0 0 1 0 0
0 1 0 0 0
0 1 1 0 1
1 0 0 1 0
1 0 1 1 1
1 1 0 0 0
1 1 1 1 1

80.What is the significance of using clock pluse in a flip-flop?(08)

81.Explain the constructor and operation of a JK flip –flop along with the graphical symbol ,
characteristics table and characteristic equation.(08)

82.The state table of a sequetial circuit s given below .(08)

Present state Next state Output state


X=0 X=1 X=0 X=1
a f b 0 0
b d c 0 0
c f e 0 0
d g a 0 0
e d c 0 0
f f b 1 1
g g h 0 1
h g a 1 0
a)Draw the state diagram of the circiut .

b)Reduce teh state table .

c)Draw the state diagram for the reduced state table.

83.Draw and explain a 4-bit bidirectional shift resistor with parallel load.(08)

84. Construct a Jhonson counter with the timing signals.(08)

85.Draw the logic diagram showing all gates of a master slave D flip-flop use NAND gate.(08)

86.With necessary diagram explain the characteristics of a ripple counter.(08)

87.What is the diff. Between latch and resister ? Draw shift resister & explain how it works
NO TENSION, DO DIN(ISLAM).

?(08)

88.Define Mealy machine & Moore machine. Why we use these machines?

(08)

89.What is mod –n counter ? Draw a mod -6 couneter which is constructed by using the MSI of
a 4-bit binary counter. With parallel load.(08)

90.

You might also like