Scribd Logo
Upload

Welcome to Scribd!

  • 0 views

    zynq-ultrascale-plus-product-brief

    Uploaded by

    nth.vishwa

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    zynq-ultrascale-plus-product-brief

    Uploaded by

    nth.vishwa
    0 views2 pages

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    0 views2 pages

    zynq-ultrascale-plus-product-brief

    Uploaded by

    nth.vishwa

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 2

    Zynq UltraScale+ MPSoC

    FE ATURES CG Devices EG Devices EV Devices

    PROCESSING SYSTEM

    Dual-core Quad-core Quad-core


    Application Processing Unit
    Arm® Cortex®-A53 Arm Cortex-A53 Arm Cortex-A53

    Dual-core Dual-core Dual-core


    Real-Time Processing Unit
    Arm Cortex-R5F Arm Cortex-R5F Arm Cortex-R5F

    Graphics Processing Unit – Arm Mali™-400 MP2 Arm Mali-400 MP2

    Up to 8K @ 15fps
    Video Codec Unit – –
    Supports H.264/H.265

    Embedded: 256KB On-Chip Memory w/ECC; 32KB L1 I/D Caches; 1MB L2 Cache
    Embedded and External Memory
    External: DDR4/3/3L & LPDDR4/3 w/ECC; Quad-SPI; NAND w/ECC; eMMC

    PROGRAMMABLE LOGIC*

    System Logic Cells (K) 600 1,143 504

    DSP Slices 2,520 3,528 1,728

    44 @ 16Gb/s
    Transceivers 24 @ 16Gb/s 24 @ 16Gb/s
    28 @ 32Gb/s

    On-Chip Memory (Mb) 44.2 80.4 44.2

    PCIe® Gen3 2 5 2

    Clock Management Tiles (CMTs) 8 11 8

    High-Speed Connectivity PCIe Gen2 x4; 2x USB3.0; SATA 3.1; DisplayPort; 4x Tri-mode Gigabit Ethernet

    FEATURES OVERVIEW

    > Multiple power domains with granular gating control


    Dynamic Power Management
    > Platform Management Unit for power, safety, and reliability

    > Conguration Security Unit or anti-tamper and lockdown


    > Support for 4096-bit RSA keys with SHA-3 hash functions
    Safety and Security Features
    > Secure system boot with AES 256 decryption
    > Full Arm TrustZone support

    > Up to 10MB of internal local memory for co-processors and custom accelerators
    Custom Memory Hierarchy > Built-in DDR controller for low latency memory access
    > Tightly coupled memory enables isolated design ows or saety-critical applications

    Deep Learning Processing Unit (DPU) > Congurable computation engine dedicated to convolutional neural networks
    Compatible > Accelerate AI/ML functions easily with reference designs and pre-built AI models
    *Maximum for each device family

    TAKE THE NEXT STEP


    Zynq UltraScale+ MPSoCs are supported by comprehensive development tools, reference designs, an IP catalog, and evaluation platforms.
    For more information about Zynq UltraScale+ MPSoCs, visit xilinx.com/zynq-ultrascale-plus. Evaluation kits sold separately;
    see the Zynq UltraScale+ MPSoC Kit Selection Guide for details and place an order today.

    DISCLAIMERS
    The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical
    inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with
    respect to the accuracy or completeness o the contents o this document, and assumes no liability o any kind, including the implied warranties o noninringement, merchantability or ftness or purposes, with
    respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document.
    Terms and limitations applicable to the purchase or use of AMD’s products are as set forth in a signed agreement between the parties or in AMD’s Standard Terms and Conditions of Sale.

    COPYRIGHT NOTICE
    © Copyright 2023 Advanced Micro Devices, Inc. All rights reserved. Xilinx, the Xilinx logo, AMD, the AMD Arrow logo, Alveo, Artix, Kintex, Kria, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated
    brands included herein are trademarks o Advanced Micro Devices, Inc. Other product names used in this publication are or identifcation purposes only and may be trademarks o their respective compa-
    nies. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks o ARM in the EU and other countries. PCIe, and PCI Express are trademarks o PCI-SIG and used under license.
    PID1846750

    READY TO CONNECT? VISIT xilinx.com/zynq-ultrascale-plus

    You might also like