Lab_1_ Digital Logic Gates and Boolean Functions
Lab_1_ Digital Logic Gates and Boolean Functions
B. Equipments
IC 7400 Quadruple 2-input NAND gates
IC 7402 Quadruple 2-input NOR gates
IC 7404 Hex Inverters (NOT gates)
IC 7408 Quadruple 2-input AND gates
IC 7432 Quadruple 2-input OR gates
IC 7486 Quadruple 2-input XOR gates
Trainer Board
C. Theory
C.1. Digital Logic
Logic Gates
Logic gates are the elementary building blocks of digital circuits. They perform logical operations of one or more logical
inputs to produce a single output. Digital logic gates operate at two discrete voltage levels representing the binary values
0 (logical LOW) and 1 (logical HIGH). Table C.1 provides a brief description of the basic digital logic gates, their
corresponding IC numbers and circuit symbols.
Page 78
Truth Table
𝑨𝑩 𝑭=𝑨∙𝑩
00 0
01 0
10 0
11 1
A truth table shows all output logic levels of a logic circuit for every possible combination of inputs. For example, Table
C.2 shows the truth table for a two-input AND gate.
Boolean Algebra
Boolean algebra is a branch of mathematical logic that formalizes the relation between variables that take the truth values
of true and false, denoted by 1 and 0 respectively. It is fundamental in the development of digital electronics. Digital
electronics networks are generally expressed as Boolean functions. Discrete voltage levels are used to represent the
truth values. Postulates and theorems of Boolean algebra are given in Table C.3.
Combinational Logic
Combination logic refers to digital networks where the output is solely dependent on the current input(s) and is not
affected by previous states. The analysis of combination logic requires writing the Boolean functions for each element of
the circuit, producing their truth tables, and subsequently combining each function for the final output and truth table.
IC - Integrated Circuit
Figure C.1 illustrates an example IC. The basic rule for most ICs is that there is polarity mark, such as the half-moon
notch shown in the figure. Another common polarity mark is a small dot, triangle or tab by pin 1. The rule is to move
counter-clockwise around the chip from the polarity mark while numbering the pins starting at 1. Sometimes no direct
mark may be present, in which case the pin numbers can be inferred simply from the orientation of the text inscribed on
the IC.
The 7400 series of digital logic ICs represents the most popular family of TTL ICs. Most such modern ICs have been
replaced with CMOS. To find the IC number on the chip, simply read the numbers off it ignoring the letters. For example,
74HC04N is the 7404 Hex Inverter IC where the HC denotes it is a high-speed CMOS variant of the TTL circuit.
Figure C.2 shows the pin configurations of the basic logic gate ICs. Figure C.2(a) shows the pin configuration of IC 7400
quadruple 2-input NAND gates. The pin configurations of ICs 7408 AND, 7432 OR and 7486 XOR are same as IC 7400
NAND. Figure C.2(b) and (c) show the pin configurations of ICs 7404 hex inverters and 7402 quadruple 2-input NOR
gates respectively. Note that the input and output pins of the NOR gates are reversed compared to the NAND gates. For
all of the above ICs, pin 7 is designated GND (logical LOW) and pin 14 is connected to +5 V as VCC (logical HIGH).
Figure C.2 Schematic of (a) 7400 NAND, 7408 AND, 7432 OR and 7486 XOR, (b) 7404 NOT, and (c) 7402 NOR ICs
D. Procedure
D.1. Introduction to Basic Logic Gates
1. Place the 7408 AND IC on the breadboard.
2. Connect the VCC and GND pins of the IC to the +5 V and GND ports of the trainer board respectively.
3. Label the pin numbers of the inputs and output of the gate in Figure D.1, using the pin configurations in Figure C.2.
5. Apply all combinations of inputs by turning the toggle switches on (1) and off (0), and record if the LED is on (1) or
off (0) as the output of the gate. Record your results in Table D.1
Input AND OR NAN9D XOR NOR
𝑨𝑩 𝑭=𝑨∙𝑩 𝑭=𝑨+𝑩 F=(A.B)’ 𝑭 = 𝑨⨁𝑩 F=(A+B)’ Input NOT
00 𝑨 𝑭=𝑨
01 0
10 1
11
Page 80
6. Replace the AND IC with OR, NAND and XOR ICs without changing the connections and repeat step 5 for each.
7. Repeat steps 1-5 for the NOT and NOR ICs.
001
010
011
100
101
110
111
2. Using the associative law given in Table C.3, express the 3-input function using two 2-input AND gates in Table D.3.
𝐹 = 𝐴𝐵𝐶 =
𝐹 =𝐴+𝐵+𝐶 =
3. Label the pin numbers in Figure D.2, using the pin configurations in Figure C.2.
𝐹 = 𝐴′ 𝐶 + 𝐴𝐵′ + 𝐵𝐶
1. Complete the truth table for the implicants 𝐼1 = 𝐴′𝐶, 𝐼2 = 𝐴𝐵′ and 𝐼3 = 𝐵𝐶 in Table D.4.
Page 81
2. Complete the truth table for the function 𝐹 in Table D.4.
001
010
011
100
101
110
111
3. Label the pin numbers for the NOT, AND and OR gates of the function 𝐹in Figure D.3, using the pin configurations in
Figure C.2.
E. Questions
1. Is it possible to make a 3-input NAND or NOR gate with 2-input NAND or NOR gates? Justify your answer.
F. Report
1. Simulate the combinational logic circuit of Experiment 01( Figure D.3) in Logisim and attach the circuit in your lab
report, showing only the instance when the input 𝐴𝐵𝐶 = 010.
Page 82