0% found this document useful (0 votes)
37 views12 pages

Paper C

Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
37 views12 pages

Paper C

Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 12

ELECTRONIC CIRCUITS ELS105B PAPER C

QUESTION 1 (10)
A signal source vs = 10 mVpeak with an internal resistance of 10 kΩ is connected at the input of
a two-stage cascade amplifier using A1 and A2 as in in Fig. Q 1. The amplifier output is loaded
by 100 Ω resistor.
Two amplifiers A1 and A2 are cascaded as in the figure.
A1 data: Ri1= 10 kΩ, Ro1 =100 Ω, Av1unloaded = 400 V/V.
A2 data: Ri2 = 10 kΩ, Ro2 = 1 k Ω, Av2unloaded = 40 V/V.

Fig. Q 1
1.1 Calculate the attenuation due to Rs. [2]

1.2 Calculate the loaded gain for stage1, (Av1 = vi2/vi1). [2]

Page 1 of 12
ELECTRONIC CIRCUITS ELS105B PAPER C

1.3 Calculate the loaded gain for stage 2, (Av2 = vo/vi2). [2]

1.4 Calculate the overall gain, (Gv = vo/vs). [2]

1.5 Calculate the value of vo. [1]

1.6 Suggest a method to improve the overall gain. [1]

Page 2 of 12
ELECTRONIC CIRCUITS ELS105B PAPER C

QUESTION 2 (10)
As in the Fig. Q 2.1, the Zener diode with following data is used as a regulator.

VZ = 9.1 V, IZT = 5 mA, rz = 50 Ω, R1 = 470 Ω, RL=1k

Fig. Q 2.1
2.1 Sketch the equivalent diagram of the Zener and calculate VZO. [2]

2.2 Calculate VL unloaded. [1]

2.3 Find ΔVL when supply voltage is changed by ±5 V [1]

Page 3 of 12
ELECTRONIC CIRCUITS ELS105B PAPER C

2.4 Calculate line regulation=ΔVo/ΔVi as a percentage [2]

2.5 Find the change in load voltage as ΔVL by connecting RL [2]

2.6 Find the load regulation as a percentage. [2]

QUESTION 3 (20)
3.1 A full-wave bridge rectifier circuit with a load current of 1.2 A operates from a
household 240 V/50 Hz supply through a 15:1 transformer with single secondary
winding. Sketch a fully labelled circuit diagram. [3]

Page 4 of 12
ELECTRONIC CIRCUITS ELS105B PAPER C

3.1.2 Find the peak rectified voltage Vm, and the average DC voltage across the load. [3]

3.1.3 Modify the design by adding a filter capacitor to maintain vrpp < 20 % of the peak
rectified voltage (choose appropriate value). [4]

3.2 Sketch the circuit diagram of a series voltage regulator using two BJTs and one Zener
diode. Label all voltages and currents. [2]

Page 5 of 12
ELECTRONIC CIRCUITS ELS105B PAPER C

3.3 The series voltage regulator in 3.2 has the following data.
Vi unregulated = 24 V, RL = 9 Ω, the sampling circuits consists of R1 = 27 kΩ, and R2
= 10 kΩ , the current source resistor is R3 = 180 Ω and the BJT has β1 = 80, β2 =100.
Calculate all voltages and currents and the power consumed in the Zener as Pz.
[8]

Page 6 of 12
ELECTRONIC CIRCUITS ELS105B PAPER C

QUESTION 4 (30)
4.1 List four ideal characteristics of an op-amp and their practical effects in the real
world. [8]

4.2 The input voltages of an op-amp circuit is having v1 (v-) = -2.4 V and v2 (v+) = 1.3 V.
Find the differential input voltage vid and common mode input voltage vicm. [4]

4.3 An inverting amplifier has R1 = 2.7 kΩ and Rf = 1.8 kΩ and a load resistance
RL = 10 kΩ. Sketch the circuit diagram and calculate the current through each resistor
as IR1, IRf, IRL, if vi = 5 V. [5]

Page 7 of 12
ELECTRONIC CIRCUITS ELS105B PAPER C

4.4 It is required to amplify a signal obtained from a transducer in the presence of noise.
What type of an amplifier is suitable for this purpose, mention the reasons. [2]

4.5 Write the expression for differential gain and differential input impedance of 4.4
(mention the conditions). [3]

4.6 The circuit in Fig. Q 4.6 has three sinusoidal inputs (v1 = 100 V, v2 = -84.69 V, and v3
= 50 V). Calculate the output voltage (assuming the amplifier is in linear operation).
[4]

Figure Q 4.6

Page 8 of 12
ELECTRONIC CIRCUITS ELS105B PAPER C

4.7 The circuit in Fig. Q 4.6 is using a non-ideal op-amp with saturation limits of 15 V.
Find the maximum value of v2 (v1, v3 remains the same) before this amplifier enters
saturation limits. [4]

QUESTION 5 (30)
5.1 Study the amplifier circuit in Fig. Q 5.1 and calculate all node voltages, current
through each component for VB = 0.8 V. VCC = -VEE = 9 V.
RB = 10 k, RE = 4.7 k. RC = 3.3 k. [5]

Fig. Q. 5.1
5.2 Find the value of α and β. [2]

Page 9 of 12
ELECTRONIC CIRCUITS ELS105B PAPER C

5.3 Study the CE circuit in Fig. Q 5.3 and answer the following questions. Data:
VCC = 15 V. BJT has β =200, and Early voltage of 80 V.

Fig. Q 5.3
5.3.1 Calculate the bias values (IC, VCE). [7]

Page 10 of 12
ELECTRONIC CIRCUITS ELS105B PAPER C

5.3.2 Calculate the small-signal parameters (gm ,rπ, and ro). [3]

5.3.3 Sketch the small-signal equivalent circuit of this amplifier and label all voltages and
currents, and the impedances. [4]

Page 11 of 12
ELECTRONIC CIRCUITS ELS105B PAPER C

5.3.4 Calculate the input impedance Ri and the output impedance Ro. [4]

5.3.5 Calculate the loaded voltage gain Av = vo/vi and overall voltage gain Gv = vo/vs. [5]

Page 12 of 12

You might also like