Influence of HW SW Co Design On Quantum Computing Scalability
Influence of HW SW Co Design On Quantum Computing Scalability
Influence of HW-SW-Co-Design
on Quantum Computing Scalability
Hila Safi Karen Wintersperger Wolfgang Mauerer
Siemens AG, Technology Siemens AG, Technology Technical University of
Technical University of Munich, Germany Applied Sciences Regensburg
2023 IEEE International Conference on Quantum Software (QSW) | 979-8-3503-0479-4/23/$31.00 ©2023 IEEE | DOI: 10.1109/QSW59989.2023.00022
Abstract—The use of quantum processing units (QPUs) Quantum algorithms in general have the potential to im-
promises speed-ups for solving computational problems. Yet, prove both, the quality and performance of approximate solu-
current devices are limited by the number of qubits and suffer tions to NP-complete problems [5]. QAOA (Quantum Approx-
from significant imperfections, which prevents achieving quan-
tum advantage. To step towards practical utility, one approach is imate Optimisation Algorithm) is a particularly well-known
to apply hardware-software co-design methods. This can involve and widely studied quantum algorithm for finding approximate
tailoring problem formulations and algorithms to the quantum solutions to combinatorial optimisation problems. However,
execution environment, but also entails the possibility of adapting among other factors, current quantum hardware limitations
physical properties of the QPU to specific applications. In this restrict the potential of using QAOA to solve problems of prac-
work, we follow the latter path, and investigate how key figures—
circuit depth and gate count—required to solve four cornerstone tical interest. Quantum computers face different challenges; for
NP-complete problems vary with tailored hardware properties. instance they are limited to a relatively small number of qubits,
Our results reveal that achieving near-optimal performance typically ranging from around 50 to 400. Scaling quantum
and properties does not necessarily require optimal quantum computers to large numbers of qubits is a difficult engineering
hardware, but can be satisfied with much simpler structures problem that also heavily depends on the specific hardware
that can potentially be realised for many hardware approaches.
Using statistical analysis techniques, we additionally identify an
platform. Another problem is that quantum computers are
underlying general model that applies to all subject problems. susceptible to noise and distortions from their environment
This suggests that our results may be universally applicable to and suffer from imperfections in the control signals [6], both
other algorithms and problem domains, and tailored QPUs can leading to errors in the operations performed on the qubits,
find utility outside their initially envisaged problem domains. and limited decoherence times.
The substantial possible improvements nonetheless highlight the
importance of QPU tailoring to progress towards practical
Changes to the hardware architecture can influence the
deployment and scalability of quantum software. connectivity between qubits, the coherence time, and the gate
Index Terms—quantum computing, software engineering, error rates. These modifications impact the performance and
hardware-software co-design, quantum algorithm performance resource requirements of quantum algorithms, such as the
analysis, scalability of quantum applications number of gates needed to execute the quantum circuit, the
number of measurements required and the amount of memory
I. I NTRODUCTION and time needed to store and manipulate quantum states. In
this paper, we consider the effects of such hardware improve-
NP-Complete problems are of great interest in computer sci- ments on four NP- complete problems: Travelling Salesperson
ence and mathematics, as many industrial problems belong to (TSP), Number Partitioning (NumPart), Maximum Cut (Max-
this complexity class. They are believed to be computationally Cut) and Maximum 3-Satisfiability (Max3Sat).
intractable for classical computers, at least in the worst case. This is of particular importance in the current era of
This means that for large instances of these problems, it may noisy, intermediate-scale quantum (NISQ) computers, which
not be possible to find a solution in a reasonable amount of is expected to last for at least several years (possibly even
time using any known algorithm. Industrial use-cases already decades) until fault-tolerant, perfect quantum computing be-
benefit from approximating optimisation. These problems can comes feasible. Yet, there is an increasing interest in util-
be rewritten as NP-optimisation (NPO) problems and also ising NISQ devices in high- performance computing (HPC)
include combinatorial elements to represent each problem [1], scenarios, and tailoring NISQ devices to problems is seen as
[2]. In practice, there exist heuristics and approximation algo- a possible or even necessary of stepping towards practically
rithms that can be used to find good near-optimal solutions to relevant quantum speedups and advantage. As properties of
some NP-complete problems by choosing a trade-off between quantum algorithms depend on QPU (hardware) properties [7],
performance and result quality, albeit it is known that problems hardware-software co-design can help to address some of the
exist that defy such techniques [3], [4]. key challenges of current quantum devices [8]. By designing
105
Authorized licensed use limited to: University of Leeds. Downloaded on December 04,2024 at 21:33:28 UTC from IEEE Xplore. Restrictions apply.
B. Translation of algorithms to quantum hardware readout techniques, the infrastructure requirements (e.g., if
cooling with a cryostat is needed) and the properties relevant
When programming a quantum algorithm, initially no re- for mapping between logical and physical circuits, such as
strictions on the type of gates being used or the interaction the number of qubits, the native gate set and the connectivity
between qubits is made. However, to execute a certain quan- are different for each type of QPU. This means that the
tum algorithm on a specific hardware backend, it needs to be performance of a quantum algorithm usually heavily depends
compiled [18] to the properties of the backend, which is also on the type of hardware that it is running on.
called transpilation [19]. The most important properties of a
quantum computer that influence the transpilation of circuits
C. Problem selection
are the size of the backend, that is, the number of qubits
available, their geometric arrangement and connectivity, and In this paper, we focus on problems that belong to com-
the native gate set. For the actual execution of the circuit, plexity class NP-Complete (NPC), as it contains practically
also other factors such as the fidelities of gate operations, relevant problems that, assuming the usually uncontended
initialization and measurement as well as the decoherence and P ̸= NP hypothesis, cannot be efficiently solved on a classical
gate operation times play an important role. machine, and are in most instances also hard to approximate,
The connectivity measures the number of other qubits one as is textbook knowledge [24].
qubit can interact with, and thus the ability to perform a two- A decision problem p is in NPC if a solution can be
qubit gate operation between them. If a two-qubit gate needs determined by a non-deterministic Turing machine in polyno-
to be executed between qubits which are not connected, a mial time (i.e., p ∈ NP), and is additionally NP-hard, which
S WAP gate can be applied to swap the states of two qubits. means that any other problem in NP can be reduced to p
The geometric layout and connectivity of the QPU can be in polynomial time. We investigate the fundamental MaxCut,
depicted by a graph with nodes representing the qubits and NumPart, TSP and Max3Sat problem.
edges connecting two qubits if an interaction between them is 1) Maximum Cut: Given an undirected graph G = (V, E)
possible. Analogously, the circuit that is executed can also be composed of vertices V and the set of edges E, the objective
represented by a graph, which has an edge between two nodes, is to partition the vertices into two disjoint sets, S and T, while
if a two-qubit gate is performed between the corresponding maximising the number of edges that cross the partition:
qubits. The transpilation process maps this circuit graph to the
hardware graph, while taking into account further restrictions, X
max (2xi xj − xi − xj ), (1)
such as the native gate set. xi,j
(i,j)∈E
Due to the decomposition of gates into the native gate
set of the hardware as well as the insertion and further where xi is a binary variable that takes the value 1 if vertex
decomposition of S WAP gates, the transpiled circuit contains Vi lies in the first subset S and 0 if it lies in the second subset
more gates in total. This is crucial in the current NISQ-era, T.
as each gate introduces an error, and thus the quality of 2) Number Partitioning: Let x1 , x2 . . . , xn be a set of
the results is expected to drop with a growing number of positive integers. The objective is to divide the set into two
operations. Moreover, the circuit depth is increased, which subsets S and T, while minimising the difference between the
measures the maximum length of the circuit accounting for sums of the two non-empty subsets
parallel execution of gates, as well as the overall runtime of
the algorithm, due to the finite execution time of each gate. The n
X n
X
!2
available quantum computers only have a limited decoherence min ai xi − ai (1 − xi ) , (2)
xi
time, in which operations can be performed, that should not i=1 i=1
be exceeded by the algorithm runtime.
where xi = 1 if ai is assigned to subset S and xi = 0 if
Thus, to increase the performance of quantum algorithms on
ai is assigned to subset T. Note that we minimise the square
near-term quantum computers, the number of gate operations
of the expression, since a QUBO formulation is not able to
should be minimised. This could be achieved by designing
represent the alternative of absolute values.
optimised algorithms or by increasing the connectivity of the
hardware. 3) Travelling Salesperson: Given a set of n cities
1, 2, . . . , n, the travelling salesperson problem determines the
The ability to modify these properties depends on the
shortest path, whilst starting and ending at the same city and
type of the QPU being used. Today, several different types
visiting each location exactly once
of quantum computing hardware exist, which differ by the
physical implementation of qubits. The two states |0⟩ and |1⟩ n n
can be encoded in various different ways such as the naturally
X X
min ci,j xi,j , (3)
occurring discrete energy levels of single ions or atoms, the xi,j
i=1 j̸=i,j=1
effective energies of superconducting circuit elements or in
the spatial modes of single photons, to just name a few [20]– where xi,j = 1 if the path goes from city i to city j and
[23]. Along with the choice of qubits, also the control and xi,j = 0 otherwise.
106
Authorized licensed use limited to: University of Leeds. Downloaded on December 04,2024 at 21:33:28 UTC from IEEE Xplore. Restrictions apply.
4) Maximum 3-Satisfiability: Given a set of m clauses hand, MAX-SNP consists of optimisation problems that can be
1, 2, . . . , m , each consisting of three Boolean variables or expressed as a Boolean formula in conjunctive normal form,
their negations, Max3Sat seeks to find an assignment of truth where each clause is a disjunction of at most k literals. The
values to the variables that satisfies the maximum number of main difference between these complexity classes lies in the
clauses. The objective function can be expressed as follows: available approximation algorithms [26].
m
1 X X
3 IV. E XPERIMENTS
max wi xi,j , (4) A. Setup
xi,j m i=1 j=1
In this work, the quantum circuits are designed and tran-
where wi is the weight of clause i, ci is the number of spiled using Qiskit [27]. We study the QAOA-circuits for sev-
literals in clause i that are satisfied by the assignment, and m eral instances of the four problems described above after being
is the total number of clauses. transpiled to hardware backends with different properties. As
We selected this set of problems for two reasons, one of a starting point, a backend with 127 qubits is chosen that
which is that they represent significant industrial use cases as- matches the geometric layout and connectivity of the current
sociated with them. MaxCut has various industrial applications IBM-Q devices, the so-called heavy-hex-geometry [28]. The
in network optimisation and clustering. Amongst other things native gate set corresponds to that of IBM-Q, containing the
it is used for targeted advertising, recommendation systems following gates: Rotation RZ, phase shift SX, Pauli (Not)
as well as identifying the ideal placement, for instance, for X, and controlled X (C–X). In principle, also the influence of
hospitals or subway stations to extend and improve infras- noise on the transpilation process could be modelled in Qiskit,
tructures. NumPart can be used for load balancing. The goal which is, however, not in the scope of this work.
could be to divide a set of tasks among machines in a way We investigate the depth and number of S WAP gates of the
that minimises the differences in workload. It can also help to transpiled circuits depending on the connectivity and size of
find an optimal division of orders among workers. The TSP the backend. The circuit depth measures the overall length of
is well known and is commonly applied in the logistics and the circuit, taking into account also parallel execution of gates.
transportation industry [25]. Just as importantly, Max3Sat is The S WAP gate counts are derived by mapping each circuit a
used in the design of digital circuits, where the goal is to second time using an extended native gate set including the
minimise the number of gates needed to implement a logic S WAP gate. This prevents the latter from being decomposed
function, thus reducing the overall complexity of the circuit. into other gates.
This can help save costs and leads to a better performance. It The connectivity of the backend is measured in terms of a
is worth noting that many other NP-Complete problems have connectivity density
similar applications in various industrial settings.
NC
The other reason to chose this set of problems is that c= , (5)
decision problems are less common in industrial use-cases than NC,max
approximate optimisation problems. For example, in the case with NC denoting the total number of edges in the hardware
of the travelling salesperson one could ask ”what are possible graph and NC,max = N (N − 1)/2 the maximal number of
short routes”. Accepting for small deviations from optimal edges for N qubits. While c = 1 describes a device with
solutions can lead to significant savings in time and effort for all-to-all connectivity such as in ideal simulations, the heavy-
many problems, which usually is a more desirable outcome in hex-geometry has a connectivity density of c ≈ 1.8%. This
practical applications [1]. This particular problem set contains value corresponds to each qubit having on average 2.27 nearest
problems from three different complexity classes when de- neighbours. In the experiments presented below, the connec-
scribed as NP (nondeterministic polynomial time) problems— tivity density is increased by randomly adding connections
APX-Complete, NPO-Complete and MAX-SNP. This helps us between pairs of qubits until the desired value is reached. The
compare the scalability within the same complexity class, as average number of nearest neighbours per qubit grows linearly
well as across different complexity classes. with the connectivity density.
D. Complexity classes in NP optimisation problems B. Problem Mapping
APX-complete problems are considered to be the hardest All problems in NP can be reduced to Quadratic Uncon-
problems to approximate within a constant factor in poly- strained Binary Optimisation (QUBO) problems. The QUBO
nomial time, assuming P ̸= NP. MaxCut belongs to this formulations in this work follows the Ising formulations given
complexity class. NPO-complete problems include the TSP by Lucas [29].
and NumPart problem. These problems are characterised by 1) Maximum Cut: MaxCut can be cast using binary vari-
the task of finding an optimal solution that satisfies a set ables xi , where xi = 1 indicates that node i belongs to the
of constraints, and are at least as hard as the hardest deci- first subset, and xi = 0 indicates that it belongs to the second
sion problems in NP. Unlike APX-complete problems, NPO- subset. If an edge connecting nodes i and j is part of the
complete problems may not have a constant-factor approxi- cut, then one of xi and xj is equal to zero and the other one
mation algorithm that runs in polynomial time. On the other is equal to one, resulting in Hij = (xi + xj − 2xi xj ) being
107
Authorized licensed use limited to: University of Leeds. Downloaded on December 04,2024 at 21:33:28 UTC from IEEE Xplore. Restrictions apply.
Maximum 3-SAT Maximum Cut
8
6
4 # Qubits
2 6
Circuit Depth [k, sqrt]
9
16
3) Travelling Salesperson: The objective function of the where m is the number of clauses. The Hamiltonian is min-
TSP, describing the total length of the tour, is given by the imised when the number of satisfied clauses is maximised.
108
Authorized licensed use limited to: University of Leeds. Downloaded on December 04,2024 at 21:33:28 UTC from IEEE Xplore. Restrictions apply.
Setup: The values for each variable were generated ran- a uniform generation mechanism, but vary with instance size
domly. The number of clauses added to the number of vari- and characteristics of the individual instances.
ables equals the number of qubits necessary to represent our As one of our goals is to understand the effects of varying
QUBO formulation. In our experiments we use a fixed number degrees of connectivity in (hypothetical) QPUs, first consider
of 3 variables per clause. According to Figure 6, the ratio Fig. 1, which shows the achievable circuit depths for a given
between the number of clauses and number of variables has degree of (extended) connectivity for the subject problems
little to no effect on the circuit depth, suggesting it can be in various instance sizes given by the amount of required
disregarded in the experiments. qubits. Since mapping between logical and physical circuits
is performed by a stochastic algorithm, we obtain a range of
C. Circuit Mapping depths for varying connectivity densities and qubit count. Data
The hardware backend is described by a connectivity graph points in Figure 1 represent mean values over 20 compilation
given in the form of tuples and a native gate set. The transpila- runs. It is immediately apparent that even small increases in
tion process in Qiskit consists of several steps: First, the circuit circuit depth over the base connectivity of IBMQ’s heavy hex
is optimised, for instance by combining several single-qubit topology lead to considerable reduction of the circuit depth
gates into a single one. Then, all gates which do not belong to in a similar way for all of the problem types considered
the native gate set, such as gates with more than 2 qubits, are here. Likewise result variability increases considerably towards
decomposed into the native gate set. The next step is to find smaller degrees of connectivity. Both, strength of variability
an optimal placement of the logical qubits in the circuit to the and circuit depth, converge for densities exceeding 25%.
physical qubits of the hardware, which corresponds to a direct Figure 2 shows the amount of S WAP gates that are required
mapping of the problem (or algorithm) graph to the hardware for a given connectivity density (we address the inset in
graph. Thereby, S WAP gates are inserted, if necessary, and the Sec. V-B below). Since S WAP gates are necessary to bring
mapping is determined to minimise the number of S WAP gates. qubits into physical adjacency when multi-qubits operations
For the circuits presented here, the standard mapping method must be applied on topologically not adjacent qubits, they can
of Qiskit has been used, which includes a stochastic placement be seen as overhead that arises from restricted connectivity
of S WAP gates. After the mapping, the inserted S WAP gates are densities. As the figure shows, zero S WAP gates are required
being translated into the native gate set (if necessary), and the when the density reaches 1.0, as the need to logically move
circuit is optimised once more, accounting e.g., for possible qubits by swapping them around in the circuit does not
concatenations of gates. arise in this case. Similar to circuit depth, we can observe a
The aggressiveness of depth optimisation varies between steep decline in S WAP gate count with increasing connectivity
four levels [19] (level n includes all measures of levels k < n): density, and a plateauing of the count form densities of about
• 0 (off): Map without optimisation. 30% onwards.
• 1 (light): Collapse adjacent gates that cancel each other.
B. Statistical Modelling
• 2 (medium): Noise-adaptive layout, gate cancellation
based on gate commutation relationships. While it is obvious from Figures 1 and 2 that even slightly
• 3 (heavy): Replace blocks of gates with (different, yet
improved connectivity density results in substantial reductions
semantically equivalent) optimised gate sequences. on circuit depth independent of the specific problem, it is
pertinent to further characterise this empirical observation.
Our numerical experiments were performed at optimisation
To find simple models that accurately describe the observed
level 2, which provides a good trade-off between result opti-
phenomena, we fit statistical models to the available data.
mality and required computational effort. This choice is further The sharp decrease of circuit depth with increasing connec-
justified in Section VI. tivity density, modelled in general by a functional dependency
V. E VALUATION of the form d(ϱ) = fP (ϱ) (where P denotes specialisation for a
specific problem) suggests an inverse (f (ϱ) ∼ 1/ϱ) or negative
We commence to discuss the outcomes of our numerical
exponential (f (ϱ) ∼ exp(−ϱ)) relationship. The empirical
experiments in the following, and then find common patterns
results for these ansätze (linear univariate regression [30] for
in the data using statistical analysis techniques.
the inverse relationship, non-linear regression [31] for the
A. Numerical Results negative exponential), together with a linear regression fit
1) Circuit Depth and S WAP gate Count: The depth of based on a Box-Cox transformation [32] of the data,2 is shown
quantum circuits is analogue to classical runtime—the more in Fig. 3. Visually, it is obvious that the linear regression based
gates are involved in a circuit, the longer a quantum compu- approaches result in a sub-optimal match between model and
tation takes—, but also key to understanding the capabilities data, whereas the negative exponential ansatz
of NISQ machines, as increasingly deep circuits are subject to d(ϱ) = R∞ + (R0 − R∞ ) · e− exp(δ)·ϱ (11)
growing amounts of noise and decoherence, eventually leading
2 The transformation uses a maximum-likelihood estimate to determine
to entirely stochastic results that do not provide information
an optimal non-linear transformation to minimise the standard deviation of
about the problem at hand. Recall that quantum circuits regression residuals, which could suggest desirable other forms of functional
generated for specific problem formulations are produced by dependencies than the two considered variants.
109
Authorized licensed use limited to: University of Leeds. Downloaded on December 04,2024 at 21:33:28 UTC from IEEE Xplore. Restrictions apply.
49 81 Maximum 3-SAT Number Partitioning
# Qubits Problem
64 100 Maximum Cut Travelling Salesperson
R0 δ R∞
6
# Swap Gates [k]
10000
7500
Estimate [sqrt]
5000
4 2500
2 0
25 50 75 100
# Qubits
0
0% 25% 50% 75% 100%
Connectivity Density
Fig. 2. Outer: Empirical observation of S WAP gate count decrease with increasing connectivity density (points), together with fits obtained by the negative
exponential model (solid lines) for the subject problems. Inset: Corresponding model coefficients.
0.5 1
Coefficent R0 δ R∞
0.0
Number Partitioning Travelling Salesperson
Coefficient Estimate [log]
3
4
1000
3 2
100
2
1
1 10
110
Authorized licensed use limited to: University of Leeds. Downloaded on December 04,2024 at 21:33:28 UTC from IEEE Xplore. Restrictions apply.
constant δ is stable across instance sizes—that means that bus, either directly via tuning their frequencies in and out of
exponential improvements in circuit depth with increasing con- resonance with the bus [36], or indirectly via additional flux
nectivity density are achieved nearly uniformly across the full qubits [34], which are variably tuned. The latter architecture
spectrum of instance sizes. As gains are mostly independent has the advantage of lower cross-talk and longer coherence
of the problem, we hypothesise that this behaviour holds as a times, since the data qubits can be operated at their optimal
general law for QAOA-based approaches. Circuit depths in the frequencies. Other ideas include using sparse connections but
limits of zero and full connectivity, obviously increase with with non-trivial topologies, extending the architecture to 3D
increasing problem size. It is however important to observe or using long cables to connect distant qubits [22]. With the
that the evolution is also very similar across subject problems, quantum bus setup proposed in [34], the connectivity could
again hinting at a general property of QAOA circuits. theoretically be increased such that two-qubit-gates can be
The inset in Fig. 2 can be interpreted similarly, except performed between all pairs of qubits, superseding the inser-
that we use S WAP gate counts instead of circuit density as tion of S WAP gates at all. Nevertheless, realising such a setup
dependent quantity for the model in Eq. 11. Since it is an a- with only an intermediate connectivity, as suggested by our
priori invariant that the S WAP gate count needs to reach zero findings, will in any case benefit the practical implementation.
for full connectivity (qubits do not need to be swapped around In general, increasing the number of connections between
if interactions between any possible pair can be implemented qubits can lead to a higher probability for crosstalk. This term
natively), we fit a restricted form of Eq. 11 where the asymp- describes unwanted interaction between qubits or between
tote R∞ is constrained to vanish. The obtained parameters qubits and the control signals, which means that a gate pulse
show even better agreement across subject problems than for can effect other than the target qubit(s) or local gate operations
the circuit depth, which can be explained by the fact that are disturbed by other gate operations applied in parallel.
S WAP gates constitute “overhead” gates to compensate for These effects are especially detrimetal for implementing error
connectivity deficiencies. As our results show, this impacts correction, which assumes that gate errors only affect the state
all problems equally. Yet, the observed exponential decrease of the target qubits. For superconducting qubits, crosstalk can
with increasing connectivity density underlines that even small be reduced by using qubits with tunable frequencies (see [34])
changes have substantial impact on QC utility. and / or tunable couplers to switch connections dynamically
on and off. In addition, optimizing the pattern of tunable
C. Implications for Co-Design qubit frequencies and gate schedules via software can also
In the previous section we have seen that the circuit depth as lead to substantial improvements [37]. On the other hand,
well as the number of inserted S WAP gates is already reduced architectures with fixed-frequency qubits and fixed couplers
by a significant amount when increasing the connectivity like IBM-Q that do not allow for such optimisation suffer from
density to intermediate values of about 30%. This value fewer sources of noise. In this case, optimised gate schedules
increases slightly with the problem size, but does not depend are being used to minimise crosstalk [38].
on the problem type, as shown in Fig. 4. Overall, we can state Quantum computers based on cold neutral atoms and
that full connectivity is not essential to decrease the resource Rydberg-interactions already feature a higher connectivity of
requirements for the considered QAOA circuits. about 1:10 to 1:20 in 2D- and 3D-layouts [21], which would
In general, a quantum computing device with connectivity correspond to c ≈ 8-16% for the heavy-hex-based layout.
density between 10% to 50% would be an appropriate choice The connectivity can be further increased by using higher
for all of the four problem types. The S WAP gate overhead energy levels for the Rydberg interaction, which, however,
might be reduced further, if also the geometric layout of might lead to a higher susceptibility to noise and become tech-
the hardware graph directly matches that of the problem nically challenging. Another approach is shuttling of atoms
graph, opposed to randomly adding connections as done in during the computation to allow for two-qubit-gates between
this work. A connectivity density of c = 10% corresponds arbitrary pairs of qubits [39]. In general, crosstalk is quite
to each qubit being connected to 15 nearest neighbours on low for neutral atom qubits [40], [41], since their distances
average, for c = 50% this increases to 64 neighbours. Apart can be made large enough to avoid unwanted excitations of
from the reduced number of gates in the circuit, a higher spectator qubits. Also, increasing the qubit connectivity is not
qubit connectivity is desirable for implementing efficient error- necessarily related to higher crosstalk for this platform.
correction schemes which in turn require a lower overhead in In contrast to the two previous examples, trapped ion
the number of physical qubits needed to encode a logical qubit, quantum computers are characterized by an all-to-all connec-
such as low-density parity check (LDPC) codes [22], [33]. tivity, which means that two-qubit gates can be performed
The connectivity of currently available quantum comput- between each pair of qubits, but also up to 20 qubits can
ers depends on the type of quantum hardware being used. be entangled [42]. On the other hand, ion trap setups are
Architectures based on superconducting qubits, such as the more difficult to scale to larger numbers of qubits. The
devices built by IBM and Google, are currently limited to most common technique stores ions in a linear string and is
nearest neighbour connectivity (so c ≈ 3.2%) [15], [34], [35]. limited to qubits numbers in the range of 50. This has to be
There exist several ideas to increase the connectivity. One compared to superconducting qubits and neutral atoms, which
common approach is to couple several qubits to a quantum currently offer up to ≈ 400 [43] and ≈ 100 [21], [39] qubits,
111
Authorized licensed use limited to: University of Leeds. Downloaded on December 04,2024 at 21:33:28 UTC from IEEE Xplore. Restrictions apply.
respectively, and, in the latter case, are also easier to scale. Ion 1) Influence of Mapping Optimisation: Since the circuit
strings with larger number of ions are expected to suffer from mapping (transpilation) problem is known to be NP-complete
lower gate speeds, higher crosstalk and background noise [44]. by itself (see, e.g., [48]), it is unavoidable to use approximation
To realise trapped-ion devices with larger number of qubits, techniques that cannot guarantee optimal results in feasible
mainly two different approaches exist: coupling several linear time, and therefore require precise characterisation. In partic-
traps via photonic interconnects or shuttling of ions in a 2D ular, there is the risk that the technical choice of optimisation
trap. While the first approach is more simple to realise, it is level could impact our general conclusions; likewise, different
affected by higher crosstalk due to residual illumination of compiler/mapping approaches could influence behaviour.
ions which are not targeted by a gate operation. Crosstalk can Consider Figure 5, which compares mapping results with
be reduced by careful design of pulse sequences or improved different optimisation levels for medium and large problem
laser focusing, as well as by using refocusing schemes [45]. instances requiring 25 and 100 qubits for the TSP (identical
While the first option can be broadly attributed to the software observations can be made for the other subject problems). All
domain, the latter two options are deeply intertwined with the levels follow the exponential decrease pattern, with relatively
core physical realisation of QPUs. small improvements of optimisation level 3, although it is also
Finally, to find the most suitable platform for a quantum clear that the highest optimisation level does not guarantee
program, a trade-off between several properties such as the smallest circuits, neither averaged nor overall. As the highest
connectivity, number of qubits or error-rates has to be made. optimisation level implies considerably increased simulation
times (days instead of hours), we find our choice of optimisa-
VI. T HREATS TO VALIDITY tion level 2 justified. While there are many other approaches
A. External Validity to circuit compilation that we cannot compare in detail in the
Our scope is limited to the Qiskit compiler and the base scope of this work, the results of Salm et al. [46], together with
topology of IBM-Q devices. It is important to note that using results that take differences for mapping practical problems
different compilers may result in varying circuit properties between the most widespread compilers into account [49],
(see Salm et al. [46]), which means that our findings may indicate that the risk of observing a qualitatively different
not be applicable to other compilers. Additionally, different scaling behaviour is absolute minor, though.
topologies may yield different outcomes. Furthermore, we 2) Influence of Instance Properties: Quantum circuits for a
only consider QAOA. There are other (variational) quantum given problem are constructed using a uniform mechanism
algorithms as well as different types of the QAOA algorithms, that depends on problem size, but also on the properties
that tackle NP optimisation problems [47]. While it is possible of the instance itself. As the observed exponential decrease
to model the impact of noise on the transpilation process in in circuit depth might depend on the latter properties, we
Qiskit, which would effect the circuit depth, it falls outside explore a varying set of parameters for problem MAX-3SAT.
the scope of this work [48]. Boolean satisfiability is known to exhibit marked differences in
computational complexity depending on the ratio α = |C|/|V |
B. Internal Validity between the number of variables |V | and clauses |C| (see,
Our observations rely on controlled numerical experiments e.g., Refs [50]). Fig. 6 shows how the circuit depth decreases
that depend on explicit parameters, but may also be influenced with increasing connectivity density for random instances of
by confounding factors. In the following, we consider various the problem that are constrained to a given value of α. We
possible confounding factors, and find that they pose moderate scan across values of α that represent regions where instances
to no risk to the validity of our study. are either trivially to solve by guessing (α ∈ [0, 3.5]) or
finding contradictory assignments that show non-solubility
Optimisation Level 1 2 3 (α ∈ [4.9, 11]), as well as the region around α ≈ 4.2 that
is known to contain computationally hard problem instances.
0.6
The inset shows that all three model coefficients R0 , R∞
0.5
and δ as given in Eq. 11 are are in good agreement with
Circuit Depth [k]
0.4
25
112
Authorized licensed use limited to: University of Leeds. Downloaded on December 04,2024 at 21:33:28 UTC from IEEE Xplore. Restrictions apply.
For none of the problems, the exponential decrease for
0.64 1.25 4.14
Ratio α = |C| increasing connectivity density changes; there is practically
|V | 0.89 2.6 8 no influence of the increased backend size for Max 3-SAT
and TSP. For MaxCut and NumPart, the asymptotes vary
R0 δ R∞ moderately depending on backend size, yet the differences
600
are only relevant for connectivity densities exceeding 50%.
Coefficient [k]
Circuit Depth
2
4 0 connectivity uniformly across all instance sizes. This suggest
R∞ δ R0 that our findings may be applicable to other problem domains.
Our results also point towards the construction of better
2 problem-adapted QPUs as a possible step towards practical
applications of quantum computing. The fact that all problems
demonstrate a consistent exponential decrease in circuit depth
0 as connectivity density rises is a highly encouraging and
0% 25% 50% 75% 100% promising observation. This trend is true for all investigated
Connectivity Density problems. Further research is required to explore the full
potential of our findings and understand the optimal topologies
Fig. 7. Empirical observations for circuit depth for problems with constant
size of 36 qubits with varying backend sizes (geometrically extrapolated as well as the effects on scalability for specific problems and
from the IBM-Q heavy-hex backend), together with nonlinear regression problem classes. This includes a comprehensive analysis of the
fits of the model in Eq. 11 (we augment the empirical observations with a effects of noise and different topology layouts. Moreover, it
slight horizontal jitter to reduce overplotting. Inset: Distribution of regression
coefficients. is important to incorporate more refined physical models that
better capture the physical trade-offs involved. Finally, it is
important to emphasise the importance of hardware-software
of the heavy-hex geometry, which is composed of a certain co-design for achieving scalability in quantum computing. As
number of rows and columns containing interconnected rings. we continue to explore new algorithms and applications, it will
Figure 7 shows circuit depths for varying backend sizes, whose be necessary to develop hardware and software in tandem to
geometry has been consistently extended from the IBM-Q ensure that they are optimised for each other.
Washington architecture with 127 qubits. Backend sizes are Acknowledgements This work is supported by the German
specified in the form [n, m], where n denotes the number of Federal Ministry of Education and Research within the funding
rows, and m the number of columns (details in the replication program Quantentechnologien – von den Grundlagen zum
package on the supplementary website). This creates backends Markt, contract number 13N16092.
ranging from 143 (6 × 4) to 297 (8 × 6) qubits.
113
Authorized licensed use limited to: University of Leeds. Downloaded on December 04,2024 at 21:33:28 UTC from IEEE Xplore. Restrictions apply.
R EFERENCES [21] L. Henriet, L. Beguin et al., “Quantum computing with neutral atoms,”
Quantum, vol. 4, p. 327, Sep. 2020.
[1] I. Sax, S. Feld et al., “Approximate approximation on a quantum [22] S. Bravyi, O. Dial et al., “The Future of Quantum Computing
annealer,” in Proceedings of the 17th ACM International Conference on with Superconducting Qubits,” Journal of Applied Physics, vol.
Computing Frontiers, ser. CF ’20. New York, NY, USA: Association 132, no. 16, p. 160902, Oct. 2022. [Online]. Available: https:
for Computing Machinery, 2020, p. 108–117. [Online]. Available: //aip.scitation.org/doi/abs/10.1063/5.0082975
https://doi.org/10.1145/3387902.3392635 [23] S. Slussarenko and G. J. Pryde, “Photonic quantum information
[2] A. Bayerstadler, G. Becquin et al., “Industry quantum computing processing: A concise review,” Applied Physics Reviews, vol. 6, no. 4,
applications,” EPJ Quantum Technology, vol. 8, no. 1, 11 2021. [Online]. p. 041303, 2019. [Online]. Available: https://doi.org/10.1063/1.5115814
Available: https://epjquantumtechnology.springeropen.com/track/pdf/10. [24] D. P. Williamson and D. B. Shmoys, The Design of Approximation
1140/epjqt/s40507-021-00114-x.pdf Algorithms. Cambridge University Press, 2011.
[3] V. T. Paschos, “An overview on polynomial approximation of NP-hard [25] A. Alridha, A. M. Salman, and A. Sabah Al-Jilawi, “The applications
problems,” The Yugoslav Journal of Operations Research, vol. 19, of np-hardness optimizations problem,” Journal of Physics: Conference
no. 37, pp. 3–40, 2009. [Online]. Available: http://eudml.org/doc/261608 Series, vol. 1818, no. 1, p. 012179, mar 2021. [Online]. Available:
[4] D. S. Hochbaum, Ed., Approximation Algorithms for NP-Hard Problems. https://dx.doi.org/10.1088/1742-6596/1818/1/012179
USA: PWS Publishing Co., 1996. [26] C. Pierluigi and K. Viggo, “A compendium of np optimization
[5] E. Farhi, J. Goldstone, and S. Gutmann, “A quantum approximate problems,” 1994, 2005. [Online]. Available: https://www.csc.kth.se/tcs/
optimization algorithm,” 2014. [Online]. Available: https://arxiv.org/abs/ compendium/
1411.4028 [27] Abby-Mitchell, H. Abraham et al., “Qiskit: An open-source framework
[6] J. S. Clarke, “An optimist’s view of the 4 challenges to quantum com- for quantum computing,” 2021.
puting,” Quantum, p. 2, Mar 2019. [Online]. Available: https://spectrum. [28] The IBM Quantum heavy hex lattice. https://research.ibm.com/blog/
ieee.org/an-optimists-view-of-the-4-challenges-to-quantum-computing heavy-hex-lattice.
[7] K. Wintersperger, H. Safi, and W. Mauerer, “QPU-System Co-Design [29] A. Lucas, “Ising formulations of many np problems,” Frontiers of
for Quantum HPC Accelerators,” in Proceedings of the 35th GI/ITG Physics in China, vol. 2, pp. 5–, 2014.
International Conference on the Architecture of Computing Systems. [30] L. Fahrmeir, T. Kneib et al., Regression: Models, Methods and Appli-
Gesellschaft für Informatik, 8 2022. cations. Berlin: Springer-Verlag, 2013.
[8] G. Li, A. Wu et al., “On the co-design of quantum software and [31] D. Bates and D. Watts, Nonlinear regression analysis
hardware,” in Proceedings of the Eight Annual ACM International and its applications, ser. Wiley series in probability and
Conference on Nanoscale Computing and Communication, ser. mathematical statistics. New York: Wiley, 1988. [Online].
NANOCOM ’21. New York, NY, USA: Association for Computing Available: http://gso.gbv.de/DB=2.1/CMD?ACT=SRCHA&SRT=YOP&
Machinery, 2021. [Online]. Available: https://doi.org/10.1145/3477206. IKT=1016&TRM=ppn+025625357&sourceid=fbw bibsonomy
3477464 [32] W. N. Venables and B. D. Ripley, Modern Applied Statistics with S,
[9] W. Mauerer and S. Scherzinger, “1-2-3 reproducibility for quantum 4th ed. New York: Springer, 2002, iSBN 0-387-95457-0. [Online].
software experiments,” Q-SANER@IEEE International Conference on Available: https://www.stats.ox.ac.uk/pub/MASS4/
Software Analysis, Evolution and Reengineering, 2022. [33] N. P. Breuckmann and J. N. Eberhardt, “Quantum Low-Density Parity-
[10] K. Temme, S. Bravyi, and J. M. Gambetta, “Error mitigation for Check Codes,” PRX Quantum, vol. 2, no. 4, p. 040101, Oct. 2021. [On-
short-depth quantum circuits,” Physical Review Letters, vol. 119, no. 18, line]. Available: https://link.aps.org/doi/10.1103/PRXQuantum.2.040101
nov 2017. [Online]. Available: https://doi.org/10.1103%2Fphysrevlett. [34] R. Stassi, M. Cirio, and F. Nori, “Scalable quantum computer with
119.180509 superconducting circuits in the ultrastrong coupling regime,” npj
[11] V. Akshay, D. Rabinovich et al., “Parameter concentrations in quantum Quantum Information, vol. 6, no. 1, p. 67, Aug. 2020. [Online].
approximate optimization,” Physical Review A, vol. 104, no. 1, jul 2021. Available: https://www.nature.com/articles/s41534-020-00294-x
[Online]. Available: https://doi.org/10.1103%2Fphysreva.104.l010401 [35] R. Acharya, I. Aleiner et al., “Suppressing quantum errors by scaling a
[12] P. C. Lotshaw, T. Thien Nguyen et al., “Scaling quantum surface code logical qubit,” Nature, vol. 614, no. 7949, pp. 676–681, Feb.
approximate optimization on near-term hardware,” Scientific 2023. [Online]. Available: https://doi.org/10.1038/s41586-022-05434-1
Reports, vol. 12, no. 1, july 2022. [Online]. Available: [36] C. Song, K. Xu et al., “Generation of multicomponent atomic
https://doi.org/10.1038%2Fs41598-022-14767-w schrödinger cat states of up to 20 qubits,” Science, vol. 365, no. 6453,
[13] R. Wille and L. Burgholzer, “MQT QMAP: efficient quantum circuit pp. 574–577, 2019. [Online]. Available: https://www.science.org/doi/
mapping,” CoRR, vol. abs/2301.11935, 2023. [Online]. Available: abs/10.1126/science.aay0600
https://doi.org/10.48550/arXiv.2301.11935 [37] Y. Ding, P. Gokhale et al., “Systematic Crosstalk Mitigation for
[14] A. Kandala, A. Mezzacapo et al., “Hardware-efficient variational Superconducting Qubits via Frequency-Aware Compilation,” in 2020
quantum eigensolver for small molecules and quantum magnets,” 53rd Annual IEEE/ACM International Symposium on Microarchitecture
Nature, vol. 549, no. 7671, pp. 242–246, sep 2017. [Online]. Available: (MICRO). Athens, Greece: IEEE, Oct. 2020, pp. 201–214. [Online].
https://doi.org/10.1038%2Fnature23879 Available: https://ieeexplore.ieee.org/document/9251858/
[15] N. M. Linke, D. Maslov et al., “Experimental comparison of [38] P. Murali, D. C. Mckay et al., “Software mitigation of crosstalk on
two quantum computing architectures,” Proceedings of the National noisy intermediate-scale quantum computers,” in Proceedings of the
Academy of Sciences, vol. 114, no. 13, pp. 3305–3310, mar 2017. Twenty-Fifth International Conference on Architectural Support for
[Online]. Available: https://doi.org/10.1073%2Fpnas.1618020114 Programming Languages and Operating Systems, ser. ASPLOS ’20.
[16] R. Shaydulin and Y. Alexeev, “Evaluating quantum approximate New York, NY, USA: Association for Computing Machinery, 2020,
optimization algorithm: A case study,” in 2019 Tenth International p. 1001–1016. [Online]. Available: https://doi.org/10.1145/3373376.
Green and Sustainable Computing Conference (IGSC). IEEE, oct 3378477
2019. [Online]. Available: https://doi.org/10.1109%2Figsc48788.2019. [39] D. Bluvstein, H. Levine et al., “A quantum processor based
8957201 on coherent transport of entangled atom arrays,” Nature, vol.
[17] S. Feld, C. Roch et al., “A hybrid solution method for the capacitated 604, no. 7906, pp. 451–456, Apr. 2022. [Online]. Available:
vehicle routing problem using a quantum annealer,” M. S. Sarandy, https://www.nature.com/articles/s41586-022-04592-6
Ed., vol. 6. Frontiers Media SA, 6 2019. [Online]. Available: [40] T. Xia, M. Lichtman et al., “Randomized benchmarking of single-
https://arxiv.org/abs/1811.07403 qubit gates in a 2d array of neutral-atom qubits,” Phys. Rev.
[18] D. Venturelli, M. Do et al., “Quantum circuit compilation: An emerging Lett., vol. 114, p. 100503, Mar 2015. [Online]. Available: https:
application for automated reasoning,” in Proceedings of the Scheduling //link.aps.org/doi/10.1103/PhysRevLett.114.100503
and Planning Applications Workshop (SPARK2019), 2019. [41] T. M. Graham, M. Kwon et al., “Rydberg-mediated entanglement in a
[19] Qiskit Transpiler Documentation. https://qiskit.org/documentation/ two-dimensional neutral atom qubit array,” Phys. Rev. Lett., vol. 123,
apidoc/transpiler.html. p. 230501, Dec 2019. [Online]. Available: https://link.aps.org/doi/10.
[20] C. D. Bruzewicz, J. Chiaverini et al., “Trapped-ion quantum computing: 1103/PhysRevLett.123.230501
Progress and challenges,” Applied Physics Reviews, vol. 6, no. 2, p. [42] N. Friis, O. Marty et al., “Observation of entangled states of a fully
021314, 2019. [Online]. Available: https://doi.org/10.1063/1.5088164 controlled 20-qubit system,” Phys. Rev. X, vol. 8, p. 021012, Apr
114
Authorized licensed use limited to: University of Leeds. Downloaded on December 04,2024 at 21:33:28 UTC from IEEE Xplore. Restrictions apply.
2018. [Online]. Available: https://link.aps.org/doi/10.1103/PhysRevX.8.
021012
[43] IBM Quantum computer with 433 qubits.
https://newsroom.ibm.com/2022-11-09-IBM-Unveils-400-Qubit-Plus-
Quantum-Processor-and-Next-Generation-IBM-Quantum-System-Two.
[44] K. R. Brown, J. Kim, and C. Monroe, “Co-designing a scalable
quantum computer with trapped atomic ions,” npj Quantum Information,
vol. 2, no. 1, p. 16034, Nov. 2016. [Online]. Available: https:
//doi.org/10.1038/npjqi.2016.34
[45] P. Parrado-Rodrı́guez, C. Ryan-Anderson et al., “Crosstalk Suppression
for Fault-tolerant Quantum Error Correction with Trapped Ions,”
Quantum, vol. 5, p. 487, Jun. 2021. [Online]. Available: https:
//doi.org/10.22331/q-2021-06-29-487
[46] M. Salm, J. Barzen et al., “Automating the comparison of quantum com-
pilers for quantum circuits,” in Service-Oriented Computing, J. Barzen,
Ed. Cham: Springer International Publishing, 2021, pp. 64–80.
[47] M. Cerezo, A. Arrasmith et al., “Variational quantum algorithms,”
Nature Reviews Physics, vol. 3, no. 9, pp. 625–644, aug 2021. [Online].
Available: https://doi.org/10.1038%2Fs42254-021-00348-9
[48] A. Paler, A. Zulehner, and R. Wille, “Nisq circuit compilation is
the travelling salesman problem on a torus,” Quantum Science and
Technology, vol. 6, no. 2, p. 025016, mar 2021. [Online]. Available:
https://dx.doi.org/10.1088/2058-9565/abe665
[49] M. Schönberger, S. Scherzinger, and W. Mauerer, “Ready to leap (by co-
design)? join order optimisation on quantum hardware,” in Proceedings
of ACM SIGMOD/PODS International Conference on Management of
Data, 2023.
[50] T. Krüger and W. Mauerer, “Quantum annealing-based software
components: An experimental case study with SAT solving,” Q-
SE@ICSE, 2020. [Online]. Available: https://arxiv.org/abs/2005.05465
[51] D. Reilly, “Challenges in scaling-up the control interface of a quantum
computer,” in Proceedings of 2019 IEEE International Electron Devices
Meeting IEDM, 12 2019, pp. 31.7.1–31.7.6.
[52] R. Wille, L. Burgholzer, and A. Zulehner, “Mapping quantum
circuits to ibm qx architectures using the minimal number of
swap and h operations,” in Proceedings of the 56th Annual Design
Automation Conference 2019, ser. DAC ’19. New York, NY, USA:
Association for Computing Machinery, 2019. [Online]. Available:
https://doi.org/10.1145/3316781.3317859
[53] S. Sivarajah, S. Dilkes et al., “t|ket⟩: a retargetable compiler for nisq
devices,” Quantum Science and Technology, vol. 6, no. 1, p. 014003, nov
2020. [Online]. Available: https://dx.doi.org/10.1088/2058-9565/ab8e92
[54] Y. A. Kharkov, A. Ivanova et al., “Arline benchmarks: Automated bench-
marking platform for quantum compilers,” ArXiv, vol. abs/2202.14025,
2022.
115
Authorized licensed use limited to: University of Leeds. Downloaded on December 04,2024 at 21:33:28 UTC from IEEE Xplore. Restrictions apply.