0% found this document useful (0 votes)

19 views3 pages

Candy Vending Machine

Uploaded by

aishwaryakopika.ru2021

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

19 views3 pages

Candy Vending Machine

Uploaded by

aishwaryakopika.ru2021

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as DOCX, PDF, TXT or read online on Scribd

You are on page 1/ 3

module candy_vending_machine(

input wire N, // Nickel input

input wire D, // Dime input

input wire clk, // Clock input

input wire rst, // Reset input

output reg candy, // Candy dispense output

output reg refund // Refund output

);

// Define state encoding using localparam

localparam [2:0] S0 = 3'b000, // 0 cents (initial state)

S5 = 3'b001, // 5 cents

S10 = 3'b010, // 10 cents

S15 = 3'b011, // 15 cents (dispense candy)

S20 = 3'b100; // 20 cents (refund nickel and go to S15)

// Declare current and next state variables

reg [2:0] current_state, next_state;

// Sequential block for state transitions

always @(posedge clk or posedge rst) begin

if (rst)

current_state <= S0; // Reset to start state

else

current_state <= next_state; // Move to next state

end

// Combinational block for next state logic and outputs

always @(*) begin

// Default outputs

candy = 1'b0;
refund = 1'b0;

next_state = current_state; // Default to remain in current state

// Next state logic

case (current_state)

S0: begin

if (N)

next_state = S5;

else if (D)

next_state = S10;

end

S5: begin

if (N)

next_state = S10;

else if (D)

next_state = S15;

end

S10: begin

if (N)

next_state = S15;

else if (D)

next_state = S20;

end

S15: begin

candy = 1'b1; // Dispense candy

next_state = S0; // Go back to S0 after dispensing candy

end

S20: begin

refund = 1'b1; // Refund a nickel

next_state = S15; // Move to S15 (dispense candy after refund)

end
endcase

end

endmodule

Ecen 248 Prelab 11
100% (1)
Ecen 248 Prelab 11
3 pages
CSE 243: Introduction To Computer Architecture and Hardware/Software Interface
No ratings yet
CSE 243: Introduction To Computer Architecture and Hardware/Software Interface
31 pages
Problema 1 "Lavadora" Código VHDL Module
No ratings yet
Problema 1 "Lavadora" Código VHDL Module
40 pages
VHDL simulationsXdGOF - Updated
No ratings yet
VHDL simulationsXdGOF - Updated
14 pages
Module Vending
No ratings yet
Module Vending
11 pages
Lumayaga Homework3
No ratings yet
Lumayaga Homework3
9 pages
Al Khawarismi Atma Pratama - 21120119120020 - SDL A - Assignment 7
No ratings yet
Al Khawarismi Atma Pratama - 21120119120020 - SDL A - Assignment 7
6 pages
Ee5703: Vlsi Design Lab Sequence Detector (Moore Type)
No ratings yet
Ee5703: Vlsi Design Lab Sequence Detector (Moore Type)
9 pages
Pic 24
No ratings yet
Pic 24
5 pages
Coding Susi
No ratings yet
Coding Susi
7 pages
AVR Sample Code For LED Flashing
No ratings yet
AVR Sample Code For LED Flashing
19 pages
Design Project Report Merged
No ratings yet
Design Project Report Merged
20 pages
ECEN 248 Lab11 - Report
100% (1)
ECEN 248 Lab11 - Report
7 pages
Traffic Light Code Explanation
No ratings yet
Traffic Light Code Explanation
10 pages
Verilog Binary Pattern Recognizer Finite State Machine Application
No ratings yet
Verilog Binary Pattern Recognizer Finite State Machine Application
5 pages
ET5080E Digital Design Using Verilog HDL: Fall 21
No ratings yet
ET5080E Digital Design Using Verilog HDL: Fall 21
35 pages
Final Exam HDL Perez
No ratings yet
Final Exam HDL Perez
10 pages
Ee5703: Vlsi Design Lab Sequence Detector (Moore Type) : EE16M044 Apte Priya Narayanrao
No ratings yet
Ee5703: Vlsi Design Lab Sequence Detector (Moore Type) : EE16M044 Apte Priya Narayanrao
9 pages
Lock
No ratings yet
Lock
17 pages
Synchronous FIFO Verilog
No ratings yet
Synchronous FIFO Verilog
23 pages
Digital Design and Synthesis: Fall 09
No ratings yet
Digital Design and Synthesis: Fall 09
35 pages
Code Generation Compiler Construction
No ratings yet
Code Generation Compiler Construction
38 pages
Prog New VHDL
No ratings yet
Prog New VHDL
7 pages
Vending Machine - Computer Architecture
No ratings yet
Vending Machine - Computer Architecture
11 pages
Verilog Dice Game
67% (3)
Verilog Dice Game
6 pages
UART (Verilog Code) With FSM
0% (1)
UART (Verilog Code) With FSM
24 pages
127
No ratings yet
127
6 pages
Mipsx 21
No ratings yet
Mipsx 21
16 pages
Unsigned Divider RTL Model
No ratings yet
Unsigned Divider RTL Model
10 pages
Module RAM (CS, RW, Abus, Data - In, Data - Out, CLK) Input CLK, RW, Cs
No ratings yet
Module RAM (CS, RW, Abus, Data - In, Data - Out, CLK) Input CLK, RW, Cs
5 pages
UVM Code Pattern 1011
No ratings yet
UVM Code Pattern 1011
14 pages
Verilog Modules For Common Digital Functions
No ratings yet
Verilog Modules For Common Digital Functions
30 pages
Unit 5
No ratings yet
Unit 5
10 pages
Wincupl Programs
No ratings yet
Wincupl Programs
14 pages
Verilog HDL: Module
No ratings yet
Verilog HDL: Module
9 pages
Lab Final
No ratings yet
Lab Final
5 pages
experiment 8 //design of FSM - Vending Machine
No ratings yet
experiment 8 //design of FSM - Vending Machine
8 pages
Lab 12
No ratings yet
Lab 12
6 pages
Single Cycle Processor
No ratings yet
Single Cycle Processor
6 pages
Report Vlsi System Design (1) (1) - 1
No ratings yet
Report Vlsi System Design (1) (1) - 1
13 pages
Verilog HDL: Module
No ratings yet
Verilog HDL: Module
9 pages
FDP Assignment Solutions
No ratings yet
FDP Assignment Solutions
7 pages
Assignment 1
No ratings yet
Assignment 1
6 pages
21BLC1374 Lab8
No ratings yet
21BLC1374 Lab8
10 pages
Ejercicios Basicos Secuencial VHDL Solucion
No ratings yet
Ejercicios Basicos Secuencial VHDL Solucion
12 pages
Lect 12
No ratings yet
Lect 12
47 pages
Honours Lab Record
No ratings yet
Honours Lab Record
37 pages
ЛБ3 Олефір
No ratings yet
ЛБ3 Олефір
10 pages
Lecture 3 - Instruction Set Architecture
No ratings yet
Lecture 3 - Instruction Set Architecture
30 pages
Question 5
No ratings yet
Question 5
31 pages
Sol+Marking Scheme Comp Arch Labtest 2025
No ratings yet
Sol+Marking Scheme Comp Arch Labtest 2025
5 pages
Henisha FSM Level2
No ratings yet
Henisha FSM Level2
38 pages
VHDL Imp Q
No ratings yet
VHDL Imp Q
16 pages
HDlbits
No ratings yet
HDlbits
13 pages
DSD Lab Manual - 5 Experiments
No ratings yet
DSD Lab Manual - 5 Experiments
19 pages
8bit Cpu Design Verification
No ratings yet
8bit Cpu Design Verification
9 pages
Arm - Programming Arithmetic Operations
No ratings yet
Arm - Programming Arithmetic Operations
15 pages
Full Adder Module
No ratings yet
Full Adder Module
6 pages
Calculated Encryption
From Everand
Calculated Encryption
John C Livingstone
No ratings yet

Candy Vending Machine

Uploaded by

Candy Vending Machine

Uploaded by

module candy_vending_machine(

input wire N, // Nickel input

input wire D, // Dime input

input wire clk, // Clock input

input wire rst, // Reset input

output reg candy, // Candy dispense output

output reg refund // Refund output

// Define state encoding using localparam

localparam [2:0] S0 = 3'b000, // 0 cents (initial state)

S10 = 3'b010, // 10 cents

S15 = 3'b011, // 15 cents (dispense candy)

S20 = 3'b100; // 20 cents (refund nickel and go to S15)

// Declare current and next state variables

reg [2:0] current_state, next_state;

// Sequential block for state transitions

always @(posedge clk or posedge rst) begin

current_state <= S0; // Reset to start state

current_state <= next_state; // Move to next state

// Combinational block for next state logic and outputs

always @(*) begin

next_state = current_state; // Default to remain in current state

// Next state logic

candy = 1'b1; // Dispense candy

next_state = S0; // Go back to S0 after dispensing candy

refund = 1'b1; // Refund a nickel

next_state = S15; // Move to S15 (dispense candy after refund)

You might also like