Scribd
Upload
174 views2 pages

LPC 18 XX

LPC1800 series features frequencies up to 150 MHz and flexible Dual-Bank Flash for the highest reliability in-application re-programming. Designed using NXP's ultra low-leakage 90 nm process technology. A flexible quad-SPI interface and a State Configurable Timer subsystem allow for seamless high-speed interface.

Uploaded by

Malik_123pk
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
174 views2 pages

LPC 18 XX

LPC1800 series features frequencies up to 150 MHz and flexible Dual-Bank Flash for the highest reliability in-application re-programming. Designed using NXP's ultra low-leakage 90 nm process technology. A flexible quad-SPI interface and a State Configurable Timer subsystem allow for seamless high-speed interface.

Uploaded by

Malik_123pk
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

NXP 150 MHz, 32-bit Cortex-M3 microcontrollers LPC1800

Fastest Cortex-M3 MCU, Largest SRAM, High Speed USB


The LPC1800 series of low power, high-performance Cortex-M3 MCUs features frequencies up to 150 MHz and flexible Dual-Bank Flash for the highest reliability in-application re-programming.
Key features 4 50 MHz, 32-bit ARM Cortex-M3 1 4 p to 1 MB Flash U 4 p to 200 KB SRAM U 4 emory Protection Unit (MPU) M 4 wo High-speed USB 2.0 interfaces T On-chip High-speed PHY 4 thernet MAC E 4 CD Interface L 4 Quad- PI Flash Interface S 4 tate Configurable Timer Subsystem S 4 p to 80 GPIO U Additional features 4 -channel GPDMA controller 8 4 wo 8-channel 10-bit ADCs and 10-bit DAC T (400 K samples per second) 4 otor Control PWM and Quadrature Encoder Interface M 4 our UARTs F 4 Smart card interface 4 wo Fast-mode I2C T 4 2S interface I 4 wo SSP/SPI T 4 emperature range: 40 C to +85 C T Lower power and high performance The LPC1800 - designed using NXPs ultra low-leakage 90 nm process technology - is optimized for low power operation at very low frequencies all the way through to 150 MHz maximum performance from either Flash or RAM. This performance provides maximum connectivity and bandwidth options for a wide range of demanding applications including power conversion, lighting, motor control and audio applications. Large internal memory The LPC1800 offers the industrys largest on-chip SRAM for a Cortex-M3 with up to 200 KB provided in multiple banks. A flexible dual-bank Flash architecture offers the highest reliability in-application re-programming, and allows for non-stop Flash operation. Extensive peripheral set The LPC1800 also features two new innovative peripherals: a flexible quad-SPI interface and a State Configurable Timer subsystem. The LPC1800 is the first microcontroller to provide a seamless high-speed interface that will connect with virtually all SPI and quad-SPI manufacturers. The LPC1800s State Configurable Timer Subsystem comprises of a timer array with a state machine enabling complex functionality including

event controlled PWM waveform generation, ADC synchronization and dead time control. This timer subsystem gives embedded designers increased flexibility to create user-defined wave-forms and control signals. Additional peripherals available on the LPC1800 include two HS USB controllers, an on-chip HS PHY, a 10/100T Ethernet controller with hardware enabled TCP/IP checksum calculation, a high-resolution color LCD controller, and AES decryption including two 128-bit secure OTP memories for key storage. Versions with AES encryption are available on request. For more information, please visit www.nxp.com/microcontrollers

LPC1800 block diagram


LPC1800
Brownout Detector

ARM CORTEX-M3
Up to 150 MHz

Up to 1 MB Dual Bank

Flash

Debug Trace

MPU

Power Control

Power-on Reset

Up to 200 KB

SRAM

System Tick Timer

GPDMA
CORE

Clock Control

Watchdog Timer
SYSTEM

32 KB ROM & 32-bit OTP

ROM

MEMORY

Bus System

1 x UART, 3x USART/SC

2x USB 2.0

LCD Controller

Timer Subsystem

Motor Ctrl PWM

Quad Enc Interface

MOTOR CONTROL

2x SSP/SPI

Eternet MAC

SDIO

4 x 32-bit Timers OTP Key Storage AES Decryption

2 x I 2C

Quad SPI Interface

External Mem Ctrl

RTC

SECURITY

I 2S

CAN 2.0B

GPIO
INTERFACES

Alarm Timer
TIMERS

2 x 8 ch 10-bit ADC
ANALOG

10-bit DAC

SERIAL INTERFACES

Selection guide
Type Memory FLASH LPC1810 LPC1812 LPC1813 LPC1815 LPC1817 LPC1820 LPC1822 LPC1823 LPC1825 LPC1827 LPC1830 LPC1833 LPC1837 LPC1850 LPC1853 LPC1857 512 (2x256) 1024 (2x512) 512 (2x256) 1024 (2x512) 512 (1x512) 512 (2x256) 768 (2x384) 1024 (2x512) 512 (1x512) 512 (2x256) 768 (2x384) 1024 (2x512) RAM 136 104 104 136 136 168 104 104 136 136 200 136 136 200 136 136 1 1 1 1 1 2 2 2 2 2 2 LCD Ethernet USB SPI Flash Interface State Config Timer Subsys ADC I/O pins 17-64 17-64 17-64 17-64 17-64 17-64 17-64 17-64 17-64 17-64 80 80 80 80 80 80 Ext bus interface 8 8 8 8 8 8 8 8 8 8 16-32 16-32 16-32 16-32 16-32 16-32 Temp. range options Package

2x 4-6ch 10b 2x 4-6ch 10b 2x 4-6ch 10b 2x 4-6ch 10b 2x 4-6ch 10b 2x 4-6ch 10b 2x 4-6ch 10b 2x 4-6ch 10b 2x 4-6ch 10b 2x 4-6ch 10b 2x 8ch 10b 2x 8ch 10b 2x 8ch 10b 2x 8ch 10b 2x 8ch 10b 2x 8ch 10b

-40 to +85 C LQFP144, TBGA100 -40 to +85 C LQFP144, TBGA100 -40 to +85 C LQFP144, TBGA100 -40 to +85 C LQFP144, TBGA100 -40 to +85 C LQFP144, TBGA100 -40 to +85 C LQFP144, TBGA100 -40 to +85 C LQFP144, TBGA100 -40 to +85 C LQFP144, TBGA100 -40 to +85 C LQFP144, TBGA100 -40 to +85 C LQFP144, TBGA100 -40 to +85 C LQFP208, BGA256, BGA180 -40 to +85 C LQFP208, BGA256, BGA180 -40 to +85 C LQFP208, BGA256, BGA180 -40 to +85 C LQFP208, BGA256, BGA180 -40 to +85 C LQFP208, BGA256, BGA180 -40 to +85 C LQFP208, BGA256, BGA180

www.nxp.com
2010 NXP Semiconductors N.V. All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: September 2010 Document order number: 9397 750 17002 Printed in the Netherlands

You might also like