Scribd
Upload
8 views2 pages

20CYS112 Mid-Term May2022

Uploaded by

majorprojectk90
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
8 views2 pages

20CYS112 Mid-Term May2022

Uploaded by

majorprojectk90
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Roll No.

: _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
Amrita Vishwa Vidyapeetham
Amrita School of Engineering, Coimbatore
B.Tech Mid-Term Examinations – May 2022
Second Semester
Computer Science and Engineering (CYS)
20CYS112 Computer Organization and Architecture

Duration: Two hours Maximum: 50 Marks

Course Outcomes (COs)

CO Course Outcomes
CO01 Understand the design principles of Instruction Set Architecture (ISA) by taking MIPS
as reference.
CO02 Understand design of instruction execution using Multiple Clock Cycles and Analyze /
Evaluate the performance of processors.
CO03 Understand Pipelined architecture and Design of 3 and 5 stage pipeline processor in
MIPS
CO04 Understand the working of Arithmetic and Logic Unit and the concepts of Memory
Organization.
CO05 Understand the microprocessor design, microcontroller, and addressing modes.

Answer all questions

Part A
1) List any four differences between assembly language and high-level language.
(2 marks) [CO02] [BTL-3]

2) If computer A runs a program in 1 minute and computer B runs the same program in 45
seconds, how much is computer B faster than A? (2 marks) [CO02] [BTL-5]

3) Define Amdahl’s law. (2 marks) [CO02] [BTL-1]

4) For the following code snippets, write the corresponding MIPS code.
i) unsigned int a, b, c, d, e
e = (a + b + c) – d

ii) if (i != j)
k=k-1 (2 marks) [CO01] [BTL-3]

5) Convert (127.458)10 to binary. (Use k=5) (2 marks) [CO04] [BTL-4]

Page 1 of 2
Part B

1) With a neat diagram, explain the functional parts of a computer and the connection between
them. (8 marks) [CO02] [BTL-2]

2) List five differences between RISC and CISC with an example for each.
(5 marks) [CO01] [BTL-3]

3) (i) Using Booth’s algorithm and with elaborate steps, multiply -8 and 9. Use 5-bits
representation. (7 marks) [CO04] [BTL-3]

(ii) Convert (198.12)10 to binary and represent using single precision format.
(3 marks) [CO04] [BTL-4]

4) (i) What is addressing mode? Explain the 5 addressing modes of MIPS.


(5 marks) [CO01] [BTL-1]

(ii) Convert (32.67)10 and (-25.31)10 to binary and perform floating point multiplication.
(5 marks) [CO04] [BTL-4]

5) (i) What is an instruction cycle and its phases? (3 marks) [CO01] [BTL-1]

(ii) Suppose we have two implementations of the same instruction set architecture. Computer
A has a clock cycle time of 250 ps and a CPI of 2.0 for some program, and computer B
has a clock cycle time of 500 ps and a CPI of 1.2 for the same program. Which computer
is faster for this program and by how much?
(4 marks) [CO02] [BTL-5]

*******
Course Outcome /Bloom’s Taxonomy Level (BTL) Mark Distribution Table
CO Marks BTL Marks

CO01 17 BTL 1 10

CO02 16 BTL 2 8

CO03 - BTL 3 16

CO04 17 BTL 4 10

CO05 - BTL 5 6

BTL 6 -

Page 2 of 2

You might also like