0% found this document useful (0 votes)
32 views4 pages

Release Notes

RELEASE_NOTES 10.2f

Uploaded by

huy.th
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as TXT, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
32 views4 pages

Release Notes

RELEASE_NOTES 10.2f

Uploaded by

huy.th
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as TXT, PDF, TXT or read online on Scribd
You are on page 1/ 4

Release Notes For ModelSim Altera 10.

2f

Apr 15 2015
Copyright 1991-2015 Mentor Graphics Corporation
All rights reserved.
This document contains information that is proprietary to Mentor
Graphics
Corporation. The original recipient of this document may duplicate this
document in whole or in part for internal business purposes only,
provided
that this entire notice appears in all copies. In duplicating any part
of
this document the recipient agrees to make every reasonable effort to
prevent the unauthorized use and distribution of the proprietary
information.
TRADEMARKS: The trademarks, logos and service marks ("Marks") used
herein
are the property of Mentor Graphics Corporation or other third parties.
No one is permitted to use these Marks without the prior written
consent
of Mentor Graphics or the respective third-party owner. The use herein
of a third-party Mark is not an attempt to indicate Mentor Graphics as
a
source of a product, but is intended to indicate a product from, or
associated with, a particular third party. The following are trademarks
of
of Mentor Graphics Corporation: Questa, ModelSim, JobSpy, and Signal
Spy.
A current list of Mentor Graphics trademarks may be viewed at
www.mentor.com/terms_conditions/trademarks.cfm.
End-User License Agreement: You can print a copy of the End-User
License
Agreement from: www.mentor.com/terms_conditions/enduser.cfm.
_______________________________________________________________________

* How to Get Support


ModelSim Altera is supported by Altera Corporation
+ World-Wide-Web Support
[1]http://www.altera.com/mySupport
_______________________________________________________________________

Index to Release Notes

* [2]Key Information
* [3]Release Announcements in 10.2f
* [4]Base Product Specifications in 10.2f
* [5]Compatibility Issues with Release 10.2f
* [6]User Interface Defects Repaired in 10.2f
* [7]SystemVerilog Defects Repaired in 10.2f
* [8]VHDL Defects Repaired in 10.2f
* [9]Mixed Language Defects Repaired in 10.2f
* [10]SystemC Enhancements in 10.2f
_______________________________________________________________________

Key Information
* The following lists the supported platforms:
+ win32aloem - Windows XP, Windows 7
+ linuxaloem - RedHat Enterprise Linux 4, 5 and 6, SUSE Linux
Enterprise Server 10 and 11
_______________________________________________________________________

Release Announcements in 10.2f


* [nodvtid] -
In 10.3, support for Linux RHEL 4 will be discontinued.
In 10.4, support for Windows XP and Windows Vista will be
discontinued.
[10.2d] OVL is upgraded to v2.8.1.
[10.2d] The VHDL OSVVM (Open Source VHDL Verification Methodology)
library, sources and documentation have been updated to version
2014.01. Dependency checks in vopt and vsim will force
recompilation of designs that use the osvvm library. If
optimization is performed using vopt, the optimizer will
automatically generate new optimized design units. Without the
optimization step, vsim will detect dependency errors.
[10.2] Support for Solaris SPARC and Solaris x86 has been
discontinued. All Solaris OS platforms are not supported.
[10.2] Support for RedHat Enterprise Linux (RHEL) 3.0 and Novell
SUSE Linux Enterprise (SLES) 9 has been discontinued.
[10.1] Support for GCC versions
gcc-4.1.2-sunos510/gcc-4.1.2-sunos510x86 has been discontinued.
[10.0] Support for Solaris 8 and Solaris 9 has been discontinued.
* [nodvtid] - The 10.2g Update Release will be the last release in
the 10.2 series
_______________________________________________________________________

Base Product Specifications in 10.2f


* [nodvtid] -
[Supported Platforms]
Linux RHEL 4 x86/x86-64
Linux RHEL 5 x86/x86-64
Linux RHEL 6 x86/x86-64
Linux SLES 10 x86/x86-64
Linux SLES 11 x86/x86-64
Windows 7 x86/x64
Windows 8 x86/x64
Windows XP
Windows Vista
[Supported GCC Compilers (for SystemC)]
gcc-4.5.0-linux/gcc-4.5.0-linux_x86_64
gcc-4.3.3-linux/gcc-4.3.3-linux_x86_64
gcc-4.2.1-mingw32vc9
[OVL (shipped with product)]
v2.8.1
[VHDL OSVVM (shipped with product)]
v2014.01
[Licensing]
FLEXnet v11.10
MSL v2012_2patch1
MGLS v9.7_2.3
PCLS v9.7.2.4
_______________________________________________________________________

Compatibility Issues with Release 10.2f

SystemVerilog Compatibility
* dvt65714 - (results) When "+vlog_retain_same2same_on" was
specified, conditional specify paths with SDF RETAIN delays did not
evaluate correctly.
* dvt68824 - (results) Calling vpi_get_time function with a VPI
handle of wrong type (for example to a package) would cause vsim to
crash.
_______________________________________________________________________

User Interface Defects Repaired in 10.2f


* dvt38385 - In GUI mode, using the restore command outside of vsim
caused uninformative error "can't read "vsimPriv(Server)": no such
element in array" and would cause eventual GUI crash.
* dvt69259 - In some rare cases the GUI would hang when
right-clicking on a signal in the Source Window. Depending on the
specific hierarchy of the design an infinite loop would occur when
checking conditions to enable/disable the items in the RMB menu.
* dvt38562 - The context and locals windows will sometimes stop
working correctly when stopping and single stepping in code related
to dynamic threads. This issue has been resolved.
* dvt63858 - Toggling the "Within Cells" mode of the Memory List
window while a search filter is in use can cause the display of an
incomplete list of memories. This issues has been resolved.
_______________________________________________________________________

SystemVerilog Defects Repaired in 10.2f


* dvt65714 - (results) When "+vlog_retain_same2same_on" was
specified, conditional specify paths with SDF RETAIN delays did not
evaluate correctly.
* dvt68824 - (results) Calling vpi_get_time function with a VPI
handle of wrong type (for example to a package) would cause vsim to
crash.
* dvt68778 - Vsim would sometimes generate incorrect errors like this
for code in SystemVerilog packages:
# ** Error: (vsim-3043) test.sv(-2): Unresolved reference to 'a'.
* dvt65907 - Fixed a fatal error in vsim, which occurs sometimes when
a module containing a for loop but works when compiled with -sv.
* dvt68960 - Fixed an issue in SV bind doesn't work, when bind target
lies within an generate scope which can't be elaborated during
vopt.
* dvt22670 - In some cases with inline randomization constraints,
vlog incorrectly reported an error like:
** Error: pkg.sv(39): Can't use a typedef ('my_enum_t') here.
with the usage of a valid type name.
* dvt71152 - Bit-selects and part-selects of 2-state variables in
module input port connections produced incorrect results in some
cases.
* dvt73310 - Traversing individual words of large SV memories using
vpi_iterate/vpi_scan functions caused huge memory usage.
_______________________________________________________________________

VHDL Defects Repaired in 10.2f


* dvt70898 - Use of the function rising_edge and falling_edge could,
in some case, trigger an internal error
* dvt72143 - If an uninstantiated package contains signal
declarations, and an instance of the package is associated with an
interface package in an entity, package, or subprogram
instantiation, accesses to the signals could lead to simulator
error messages of the form:
# ** INTERNAL ERROR: pkgref: export lookup failed for package #8[7]

* dvt73051 - Fixed elaboration crash with subelement association. The


formal must be an element or subelement of a multidimensional port
and the actually a 2008 signal expression.
* [nodvtid] - Aggregates of signals in subprograms, either as
parameters to other subprogram, or as targets of signal assignments
could cause a crash if the aggregate contained both parameters and
non-parameter signals.
* dvt74124 - Vcom could fail with an internal error when a port map
statement is present on a block
* dvt74313 - If an attribute that returned a range is used as the
expression to a return statement, incorrect machine code could be
generated. A range is not a valid return value and is now flagged
as an error a compile time.
* dvt71451 - Predefined attribute A'ELEMENT could not have as its
prefix a function call. The LRM is not clear on this since A must
be either an array type name or appropriate for an array object,
and a function call is neither. But because other attributes like
A'RANGE where A is a function call are handled as legal, the
A'ELEMENT attribute now also allows this. Further, as a
non-compliant extension of the language O'SUBTYPE may also have O
be a function call.
* dvt74843 - The compiler would hang if it encountered a VHDL error
involving a type declaration of an array type whose element subtype
is an incomplete type of the same name as the array type itself.
_______________________________________________________________________

Mixed Language Defects Repaired in 10.2f


* [nodvtid] - Hierarchical references from Verilog to fields of a
VHDL record signal could cause the tool to fail.
_______________________________________________________________________

SystemC Enhancements in 10.2f


* dvt67502 - Added -gblso command option to vopt and the companion
modelsim.ini variable 'GlobalSharedObjectList'
-gblso Load the specified shared library with global symbol visibility.

This option would be required if the SystemC top is elaborated in


vopt and is depending on the symbols from a common library being
loaded with vsim -gblso switch.

You might also like