99

FE

B3
85

95
Paper / Subject Code: 50313 / Digital System Design

A4
48
4

F3

9F
FF

FE

B3
85

95
5A

A4
48
4

F3

9F
FF
78

FE

B3
85

9
5A
15

A4
48
4

F3
FF
EA

78

FE

B3
85
5A
15
78

48
4

F3
FF
EA

78
9D

FE

85
Time: 3 hours Max. Marks: 80

B
5A
15
78
95

48
4

F3
FF
EA

78
9D
9F

FE

85
N.B. 1) Question No. 1 is compulsory.

5A
15
78
49

95

48
4
FF
EA
2) Attempt any three from the remaining questions.

78
9D
3A

9F

FE
5A
15
78
49

95
B

4
FF
EA
F3

78
9D
3A

9F
1 Solve the following questions:

F
5A
85

15
78
49

95
B
a) State and prove Demorgan’s theorem with the help of proper

4
5

FF
8

EA
F3

78
9D
3A

9F
E4
example.

5A
85

15
78
49

95
B
4F
b) Represent the decimal number 27 in binary form using 5

EA
F3

78
9D
3A

9F
E4
FF

1) Binary code 2) Gray code 5

85

15
78
49

95
3B
4F
5A

8
c) Explain working of universal shift register with the help of

EA
5

9D
3A

9F
E4
FF

5F
78

15
different operating modes.

78
49

95
3B
4F

88
5A
15

EA
9D
3A
d) Design 4:1 multiplexer using VHDL/Verilog code.

9F
E4
FF

5F
EA

78

78
49

95
3B
2 a) i) Convert the following binary numbers to their decimal 10
4F

88
5A
15
78

9D
3A

9F
E4
FF

5F
equivalent numbers.
EA

78
9D

49

95
3B
4F

88
5A
15

1) 10010111 2) 10111.0110
78
95

3A

9F
E4
FF

5F
EA

78
9D

ii) Convert the following decimal numbers to their binary

9F

49
3B
4F

88
5A
15
78
49

95

equivalent numbers.

3A
E4
FF

5F
EA

78
9D
3A

9F

1) (79.515)10 2) (109.125)10

3B
4F

88
5A
15
78
49

95
3B

b) Simplify the following three-variable expression using Boolean 10

E4
FF

5F
EA

78
9D
3A

9F
5F

4F

88
algebra. 5A
15
78
49

95
3B
88

E4
FF
EA

Y (A, B, C) = ∑m (0, 1, 3, 4, 7)
78
9D
3A

9F

i)
4

5F
FE

4F
5A
5
78
49

95
3B

Z (A, B, C) = ∑m (0, 1, 2, 3, 4, 5, 6, 7)
88

A1

ii)

FF
4

78
9D
3A

9F
4
FF

5F

8E
FE

3 a) Simplify the following four-variable Boolean functions using 10

5A
5
49

95
3B
88
5A

A1
D7
F4

Quine-McCluskey method. 78
3A

9F
4

5F
78

8E
59
FE
AF

Y (A, B, C, D) = ∑m (2, 4, 5, 9, 12, 13)

5
49
3B
88

A1
15

D7
F9
F4
85

3A

b) i) Convert S-R Flip-Flop to T Flip-Flop. 10

4

5F
EA

8E
99

59
FE
AF
57

3B

ii) Convert J-K Flip-Flop to T Flip-Flop.

88

D7
A4
8

F9
F4
A1

85
D7

E4

5F

4 a) Simplify the following Boolean expressions using K-map 10

99

59
B3
AF
57
8E
59

4F

88

and implement obtained expressions using suitable gates.

A4

F9
F3
A1

85
D7

E4
FF

Q (A, B, C, D) = πM (1, 2, 5, 6, 8, 9, 15)

99

i)
B3
85
57
8E
59

4F
5A

A4

R (A, B, C, D) = πM (0, 1, 2, 3, 5, 6, 7, 12)

48

ii)
F3
1
D7
F9

FF
EA

78

FE

B3
85

b) Differentiate between PAL (Programmable Logic Array) 10

99

59

5A
15
78

48
F4

F3

and PLA (Programmable Array Logic) with the help of

A4

F9

EA

78
9D

FE
AF

85
99

suitable example.
B3

15
78
95

48
F4
85
A4

EA

5 a) Design and explain 2-bit magnitude comparator. 10

9D
9F

FE
AF
57
B3

78
49

95

F4
A1

85

b) Prove that NAND and NOR gates are universal gates

F3

9D
3A

9F

10
AF
57
8E
85

49

95
3B

6 a) Explain working of PISO (Parallel Input Serial Output) and 10

A1

85
D7
48

3A

9F
5F

57
8E

SIPO (Serial Input Parallel Output) types of shift registers.

59
FE

49
3B
88

A1
D7

5
F9

b) Implement half subtractor using suitable gates

3A
E4

5F

8E
99

5
59

c) Design 8:1 Mux using 4:1 Mux.

3B
4F

88

D7
A4

F9
E4
FF

5F

99

59
B3
4F

******************
88
5A

A4

F9
F3
E4
FF
78

99
B3
85
4F
5A

A4
48

F3
FF
78

FE

B3
85
5A
15

48
F4

F3
EA

78

FE
AF

85
15
78

48
F4
85

29476
EA
9D

FE
AF
57
78

F4
A1

85
9D

AF

9D78EA15785AFF4FE4885F3B3A499F95
57
8E