RULEBOOK

Table of Contents
OBJECTIVE 2
PARTICIPANTS 2
Eligibility 2
Team 2
SEGMENTS & TIMELINE 3
PHASE I REGISTRATION 4
Segment 4
Timeline 4
Fee (Per Team) 4
Payment Method 4
Registration Link 4
PHASE II ONLINE SCREENING 4
Type of assessment 4
Mode of operation 4
Duration 4
PHASE III WORKSHOP 5
Mode of operation 5
Schedule 5
Software Required 5
PHASE IV GRAND FINALE 5
Mode of operation 5
Design Topic 5
Eligible Software 6
Time Duration 6
PRIZE POOL 6
SUGGESTED TOPICS 6
RULES 7
OBJECTIVE

Ulkasemi presents VLSITHON 2.0 - Battle of RTL & Analog Design Engineers, In associated with IEEE AUST
Student Branch, IEEE East West University Student Branch , and Department of EEE, UAP. VLSITHON 2.0
is the most anticipated competition of the year for VLSI enthusiasts. Ulkasemi PVT. Limited, one of the
country’s leading companies in the semiconductor industry organizing this competition to provide a
platform for VLSI enthusiast students to shine their skills in VLSI Design and to inspire them to build a
career in this prominent field.

Very Large-Scale Integration (VLSI) is the process of creating an integrated circuit by combining millions
of MOS transistors onto a single chip. VLSI began in the 1970s when complex semiconductor and
communication technologies were being developed.

The electronics industry has achieved phenomenal growth over the last few decades, mainly due to the
rapid advances in large-scale integration technologies and system design applications. With the advent
of very large-scale integration (VLSI) designs, the number of applications of integrated circuits (ICs) in
high-performance computing, controls, telecommunications, image and video processing, and consumer
electronics has been rising at a very fast pace.

PARTICIPANTS

Eligibility
The competition is open to only undergraduate students of all public or private
universities of Bangladesh.
Team
A team should consist of minimum two (2) and maximum of three (3) participants. Teams
are allowed to contain participants from different universities and different departments.
Each participant can only be member of one team.

All participants must carry their student ID card with them at the time of the competition
as proof of their current studentship.

RULEBOOK – VLSITHON 2.0

Presented By Ulkasemi
2
SEGMENTS & TIMELINE

RULEBOOK – VLSITHON 2.0

Presented By Ulkasemi
3
PHASE I REGISTRATION
Segment
A team can register for only Analog or Digital Design or Both.
Timeline
Starting Date : June 3rd, 2024
Ending Date : June 22nd, 2024

Fee (Per Team)

For Only For both
Analog or Digital Design Analog and Digital Design
For IEEE member 1,700 2,500

For non-IEEE member 2,000 2,800

Payment Method
Online (BKash or Nagad)

Registration Link
Form: https://forms.gle/uEbtUQZemop7Htjz7

PHASE II ONLINE SCREENING

Type of assessment
The assessment will be based on short question and MCQs. No partial marking will be
entertained. No marks will be deducted for incorrect answer.

Mode of operation
Online
Duration
Digital Design : 30 min
Analog Design : 50 min

RULEBOOK – VLSITHON 2.0

Presented By Ulkasemi
4
PHASE III WORKSHOP
Mode of operation
Offline
Location: Any of the following university will be selected for the venue. It will be
announced later through email or Facebook Page.
• Ahsanullah University of Science and Technology
• East West University
• University of Asia Pacific

Schedule
Digital Design : 3 sessions
Analog Design : 3 sessions
Total 6 sessions. Schedule will be announced later. Ulkasemi Pvt. Limited holds the
authority to change the schedule any time.

Software Required
Software will be provided by the university. Participants are instructed to bring notebook, pen and
pencils.

Digital Design:

Analog Design:

PHASE IV GRAND FINALE

Mode of operation
Offline
Location: Any of the following university will be selected for the venue. It will be
announced later through email or Facebook Page.
• Ahsanullah University of Science and Technology
• East West University
• University of Asia Pacific

Design Topic
RTL
Digital system design with Verilog and verification with linear testbench.
Analog
Analog circuit design and validation with proper simulation data.

RULEBOOK – VLSITHON 2.0

Presented By Ulkasemi
5
Eligible Software
Software will be provided by the university.

Digital Design:

Analog Design:

Time Duration
Competition Day – 1 Digital Design : 2-4 hours
Competition Day – 2 Analog Design : 2-4 hours

Prize Giving Ceremony

Schedule will be announced later

PRIZE POOL
Digital Design
1st Prize 75,000 BDT
2nd Prize 50,000 BDT
3rd Prize 25,000 BDT
Analog Design
1st Prize 75,000 BDT
2nd Prize 50,000 BDT
3rd Prize 25,000 BDT

SUGGESTED TOPICS
Digital Design
▪ Digital Logic Design
▪ Logic optimization/K-map
▪ Waveform analysis
▪ Finite state machines
▪ Verilog/System Verilog HDL
▪ Verification with linear testbench
Analog Design
▪ RLC Resonance Circuit
▪ Basic Electronics: Diode, BJT, MOSFET
▪ Digital Logic Design
▪ Analog Circuits such as Current Mirrors, Single stage amplifiers.

RULEBOOK – VLSITHON 2.0

Presented By Ulkasemi
6
RULES
1. Each team will be provided with one Linux account

2. Participants are prohibited from accessing the internet during the competition

3. The judge's decision is final. NO appeal will be entertained

4. Competition will end at the same time for all teams and will NOT be extended. The time stamp on
the server will be used to judge if participants exceeded the time limit

5. During the competition, participants are NOT allowed to

i) Leave the competition ground
ii) Communicate with anyone outside their own team

6. For any issues, the team leader will be the point of contact

7. Teams should be present at the ‘Mentioned Center’ well ahead of the scheduled time.
Participants should collect the account details for log-in in and familiarize themselves with the
system and design environment

8. The authority reserves the right to amend the rules

9. Questions for the VLSI Design Competition will be made by Ulkasemi Pvt. Limited without the
involvement of faculty members from the University

10. The designs of all participants will be graded based on the grading scheme decided by Ulkasemi
Pvt. Limited as well

11. All necessary equipment will be provided by the universities. Participants are prohibited to bring
their own devices in the competition

12. All participant’s cell phones must be turned off during the competition

RULEBOOK – VLSITHON 2.0

Presented By Ulkasemi
7