0% found this document useful (0 votes)
37 views3 pages

Digital Logic Design Answers

Im here for uploading any type of document

Uploaded by

maidanoor090
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
37 views3 pages

Digital Logic Design Answers

Im here for uploading any type of document

Uploaded by

maidanoor090
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

Digital Logic Design - Answer Sheet

Q.1: Short Questions

1. Simplify F(x, y, z)
Simplify \( F(x, y, z) = (x'y + z)' + xy'z \):

Expression Simplification:

Apply De Morgan's Theorem to (x'y + z)':

F = (x' + z') + xy'z

Combine terms to get the simplified expression:

F = x ⋅ z' + xy'z. The circuit diagram consists of AND, OR, and NOT gates.

2. Excess-3 Codes
Decimal Excess-3 Code

0 0011

1 0100

2 0101

3 0110

4 0111

5 1000

6 1001

7 1010

8 1011

9 1100

3. XOR Expression
Express A ⊕ B as sum of minterms, product of maxterms, and draw its logic circuit:

Sum of Minterms: Σ(1, 2)

Product of Maxterms: Π(0, 3)


4. 2-Bit Magnitude Comparator
The circuit compares two 2-bit numbers A1A0 and B1B0 using XOR gates to compare each
bit and an AND gate to ensure both match.

5. XOR Proof
Prove that x ⊕ y = x ⊕ y' = (x ⊕ y)':

Verify through truth table or use XOR properties.

6. RS Flip-Flop
Characteristics Table:

R S Q Q'

0 0 Q Q'

0 1 1 0

1 0 0 1

1 1 Invalid Invalid

Q.2: Long Questions

a) K-Map Simplification
Obtain the simplified expression for F(w, x, y, z):

Simplified SOP form:

b) Logic Circuit Using NOR Gates


Express F = (X' + Y) ⋅ (X + Z') using NOR gates only.

Q.3

a) 4×1 MUX Implementation


Implement F(A, B, C, D) = Σ(0, 2, 4, 5, 7, 8, 9, 12, 13, 14, 15):

b) Decoder Design
Draw a 2×4 decoder with truth table and construct a 3×8 decoder using two 2×4 decoders.
Q.4: D Flip-Flop Design
Draw the circuit diagram and excitation table for a D flip-flop. Design a 4-bit register
capable of performing:

Control Inputs (x1x0) Operation

00 No Change

01 Load

10 Shift Left

11 Shift Right

You might also like