EDC 3 sem pyq
EDC 3 sem pyq
No.
Roll are (Contd
)
oi Cy.
irduzi questions
excei rules." &
& 2019DEVICES
Devi.
of & ELECTRICAL
ENGINEERING) response.
uct per
question-puper (ELECTRONICS the
EC. EXAMINATION
an as 100 marks.of
as taken (EEE) Hours questions.part
CIRCUITS
ELECTRONICS transient
deemed - side.
Marks equal each brief
be Three
shall right
o! be F!VEcarryto
Maximum in and
- the
allotted following
storage
shallaction
unything B.E. SEMESTER Time
any questionson
it and SECOND Attempt indicated
A:
otherwise Marks the Carrier
B.E.
II
(EEE) -203 All
write means Explain
III EEE (I) (2) (3) (a)
not Nunber,
unfair
Note:-
"Do 3731
in 1.
3
(b) Voltage divider biasing in BJT 5. i) What is adifferential amplifier ? How docs i:
(c) Frequency response of a trausformer coupled works ? What are its advz ntages over 3
amplifier. conventional amplifier ?Explain
(d. Construction of enhancement type N-channel Gi) Expiainthe effect of cascading araplitias on gain,
MOSFET. 4x5 bandwidth and input / output impdance.
2. (i) Explain low level injection of minoity carriers 6. i) How Miller effect is reducei ín a czscod:
into a semiconductor. Derive an equation for amplifier ? Draw circuit diag1 a:n of st1 ET
minoity carrier concentration behaviour in a cascode amplifier and expiain is *uhing in bricf.
Semiconductor after the external excitation is
removed. 10 ( ) Draw adarlingion emiter folkvet : ! usii
BSis and explai why the inp irlasse i
(i! What is tunneling ? Explain V-[ characteristics higher than that ofasirgle stal2 .iier i .:.
and energy band diagrams for a tunnel diodc. 10
3 (i) For atwo stage RC coupled B.JT amplifier derive 7. () Draw circuit diszr: and 1:al! signai low
forniula for lower cut off frequency, upper cutoff frequency equivalcní circuit ofa Ci anpitier a.d
frequency and mid band voltage gain. 10
derive the equations for all the four ampiifier
(ü) Explain V-I characteristics and sensitivity parameters.
variation of a photodiode. Briefly discuss about 7 (i) Explain construction and working efan avaianche
Photo FET. 10
transistor. Also write its applicatinS.
4. (i) Draw smallsignal equivalent circuit of acommon 8. Write shot noteson following (any two)'
source MOSFET amplifier at low frequencies and () Semiconductor LASER
derive and expression for voltage gain with and
without source resistance included in the circuit. (i) Operating point stabilization techniques used in
J0
FET amplifiers
(i) UJT and its uses I0x2
(i) What are the configurations of a BJT ? Compare
their characteristics. 10
3731 2 (Contd.) 3731
J6QETE60t2.
No.
Roll
Cir. Engineering are 4x5MOSFETmode its 10
the diagram
10
10
Discuss Derive
Rollindulging & (EEE) questions
rules. Devi. Depletion circuit
except insulated LASER.BJT.
per EC. Circuits
of 2018 the conductor.
actas
question-paper Electrical of the
an taken Examination 100 of & biasing
for
& of of
as Devices Hours marks. enhancementdiagram?
part semi UJT. diagram principle
'S'
deemed
be - Junction.
Marks question. side.
of factor
shall
& Three equal
each breif. in
intrinstic types
onbe Electronics
Electronics ratio suitable
Maximum right schemitic (i)
action
shall Semester - FIVEcarry
to in PN JFET. basic variousstability
anything Time following
in in of its 3
the
allotted figure
it and charge stand explainthe with
otherwise
IIIrd:
any questions
on Level
in
the
operation? the of in
write
means
A Attempt indicated off Intrinsic working
Explain relationi
B.E. 203 Marks the Space
Fermi
Pinch Draw Define shown
All Explain and
unfairB.E.
not Number,(EEE)
II
Second -EEE Y
"Do (2)(3)
Note:(1) (a) (b) (c) wd)(i) (i)
in w
1. 2. 3.
3
VCc (ii) Derive the following relation for a BJT.
IB + Ic + IE = 0
RB Where IB is base current Ic is collector current and Ie
is emitter current.
8. Write the short note on following (any two)
V (a) Diffused transistor.
b) Imnpact ionisation and avalanche break down.
(c) Transformer coupled amplifier 10x2
figure 3 (1)
3 (i) Explain the following in breif.
(a) Ohmic junction.
(b) Composite junction.
o(c) Hetro junction. 3+4+3
(2) (3)
Rollindulging EC.Devi.
&
Cir. ELECTRICAL are PN 10 (Contd.)
voltage
saturation
the
questions
exceptrules." 2017
&
DEVICES for is
of - relationship reverse
V,
actper
question-paper
EXAMINATION junction.
ihe and
an as Maximum
Marks:
100 is
of
marks.
as taken (EEE)Time
& ENGINEERING-Three
Hours
CIRCUITS
ELECTRONICS I, voltage
deemed ELECTRONICS part
questions. PN
current,
be equal side.current
each of
shall right temperature
applied 1
onbe carryto following
FIVE diode
action SEMESTER the
shall
anything allotted
Allquestions
on total
is
it and any
otherwise : indicated
the V equivalent
B.E. A Answer is
EEE-203 Marks junction WhereI
Derive current,
write means B.E.
II
(EEE)
SECOND
IIIRD
notNumber,
unfair Note:
1. 2. 3.
1i)
"Do 8256
in
3
anplitier
&R. folouer. crurig(ANYTWO:i0x2
R. ).
an
R., of emitter of transistor
re<istsnce
resporise effect
junction
points.of R. tuothe following
diagran1
of frequency
value required ofA of expiair. andretro
the valuecircuit response.
circuit trequency
the Transistor
Avalanche
(iü)
and onnote Junction
Find the allthe the extreme
the anplifier 3
S<3. DrawshowDraw short Ki)|Ohmic
the Draw the Laser
(11)
(ü) (i) (i) Write
7. 8.
8256
Alloy Is tunnel10 resistance
|a 10 10 for bias10 Discuss 10 Current
10 reach and transfer
an and ofthe reverse region.
components 10
MOSFET
10 CS each10 capacitor
V, Q factor(Contd.)
of junction diagram? DC and of of V-0.6a
establish
capacitance negative
characteristics saturation existance
circuit stability
aand & multiplication
Signaltransistor. & pass
the it. drain
n-channel by B=50,to
in explain
diagram? curent with
junction transistor. equivalent
physical desireand
of in Small
oftransistor with
tansition are model effect-explain with configuration
with mA
by layer.volt-ampere
section and of
configuration
Signal, is
given bandsignal transistor avalanche ItR,=5.6K.
diode emitter afor of workingsignalthe
diagram explain
L,=|.5
transistor
is crosstransitionenergy junction.
collectortest Large mechanism
the diode smail
tunnel biased early small
characteristics. V-12V,
2
thatjuction the the ofmethods
the the the its and CE silicon
selfbias
and
iA
s with
2.Explain the of CE parameter.
the amplifier V
Show ;hereofwidth forward
regionDiscuss is DiscussofgainDiscuss ZÁSketch
through explain V,-22.5
diode Draw What Draw assum atpoint
ine For
(i) (ii) (i)
(i) yi) (ü) (i)
6. 8256
3.
F/pgi/300
(Contd.)
side. right theindicated
on
question
are the of
part each allotted
to Marks 3.
marks. equal carryquestions All 2.
questions. F1VE anyAnswer .Note:
Marks-S0 Maximum
Hours Three Time-
CIRCUITS AND
DEVICES
ELECTRONIC EEE-203A:
SCHEME)
EXAMINATION (III-SEMESTER
Engineering) Electrical (Electronics
and
Examination,
2016 B.E. Second
Cir. Devi.
& EC. 3
(EEE) IIB.E.
i8 Roll
rules.
per as
taken be
shall action and means unfair indulging
in
ofact andeemed
as be
shall otherwise
it Number,
Rol! question-paper
except anything
on write not "Do
constructional
showing biasing
the piece VCEQ.coupled
how Kr
and self 10O R=5
Kr and
briefcarriers.
model
ofoperation.
BS0transformer
of = IcQ
diagram Ri
in factor, :
of signal
Explain transistor.
germanium three
diagrarrflow circuit of principleany
stability
small circuit
the
MOSFET. on Photo
transistor.
Cascode
circuit.
Drawacontrols the 20V
Vcc= Rc=2
KR Varactor
diode. Hetro
Juction.
Deduce r Determine notes
Draw :Data 100 the its
explain
BJT.
=
Draw short
RE
.5
a) b) Write
a)
).6 b) a) b) c) d)
0.7 Ypg300
p-n capacitances
operation
2+3=3 Zener
4+1=5 2½x4=10 differential curve
tunnel
about 5 5
pinch-off
of drain unifuction
terms 7 3
region and transistor. characteristics.
this when
the down ofa in
of
Various describe coupledcharacteristics
features ID casesthe a
transition break diode. currentthan for
n-p-n the
Calculate ofLED. line.
junction.
and avalanche Photo in
emitter
transferimportant greater defined
Consider
drain
by load flow
understand diagram
merits of current-voltage
JFET.
diagrams. for and ratio
? p-n ofcurrentan its
AC operation voltages.
diode betweenand of discuss the expression
a circuitMention circuit explain n-channel than stand-off
with DC
youa band less
gate
in associated down.of of Mechanism and
break
: Difference
briefly the
do iunction the LED. Principle
Concept the an andis
eppiifierand the Consider
transistor?
What Draw Sketch Derive voltage is
voltage.
Draw diodeusing drain How
of Expiain
a) b} b) c) d) a) b) a) b) Flpg2300
a)
Gi Q2 Q3 Q.4
Dnal e Khishon Vaihas Boteh- 2O25
voltag: Rin : S )
:ervise it sha! be twtod ts cat ict ofin:ing in fair »32hns
:dtction shall hc ii:kt isper rtties. " Roll No o
-00 KHA
B.E. I| (EEE)
EC. Devi. & Cir.
3
Second B.E. Examination,2014
. / Write short notes on ANYTWO: (Electronics and ElectricalEngineering)
(2 Theory of LED (III -Semester Examination Scheme)
Darlington circuit v EEE-203 A: ELECTRONICDEVICES
(c) Boot-strap biasing AND CIRCUITS
(d) Transformer coupled amplifier
(5+5=10) Time:Three Hours
Maximum Marks: 50
SPH-18+ (Contd,)
300
cirist 10uf 100uf (4)
22
k2 anplifer.
on
and
mark
it and (5)
follower (5) (Contd)
ir +10
V. calculate
Av
Rout hic-50, an is
2270 of Emitter
for below,
Rn that hce=24x10-6
ki=ik2,
& curve
off
cut
fiequency expression
response of shown
AI, Givcn kQ
100 diagram
CleulateAy, 120
k2 derive
100
uf (b)
frequency
Draw amplifier
beiow. curve.
response
circuitand Av,
Rin,
Fe&Fh.
Explain amplifier stages
) 600
2 Draw
Rin. 3
For
6.a)'
(b) SPH-184
(i (4).k.
which expression
for BJT (5)
model hybrid{6) (Cortd:)
A Vec=12V, diode.
of class hybridfor
function
is oftunnel
for 1.2k2, expression
frequency
derive
circuit working
Rc= hfe=50.
S=10&
Iw=4mA,
them?
list
parameters, circuit low Derive
Collector
current Iw. bias that diagram
i&C. explain BJT
bias for
factor self Given
for
parameters
FET.
2
3B with
cassA, self
stability aDesignamplifier. and &
Explain
a Draw BJT
iur For of
(b) 3.(a) (5) 4.(a) t) SPH-t84
(
"Do ni write a:,thing on qieStion-ia:r except Roll
Nunber, otherwise i! sholl he deemed as an act of indulging
in unfuir means and action shall be taken as per rules.
Roll No. 4W
B.E. (UEC)
EC. Devi, && Cir.
Time-Three Hours
Maximum Marks-50
Note :-(1) Answer any TIVE questions.
(2) Marks allotted to each part of the question
arc indicated on the right side.