0% found this document useful (0 votes)
17 views6 pages

Analog 3

Uploaded by

duttasudam2003
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
17 views6 pages

Analog 3

Uploaded by

duttasudam2003
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 6

Ifß3=50,

then S (1+ )
This shows S =" 51.
that the
collector current
temperature).
the stability factor.
Therefore, for this rent changes
chan8
Or Current highly dependent
is
51 times when there is achange in reverse
us Ico (which depenas on
10-4 configuration,
configuration, bias on
bias stabilisation is very important to imprOVe
staDIsa
From the DIFFERENT METHODS
point of view FOR
VBB and Vcc)
bias
ias for aa in
the
of TRANSISTOR
the outputsimplicity and economy, BIASING
ansistor output
transistor are
are as
circuit (i.e., Vc
Circuit
as foll
only one source of supply (instead
of two
(1) Base follows: Vcc) is used. Some of the methods used for
resistor method.
(2) Collector proviaing8
to base
(3) Base bias bias.
(4) Voltage with collector and emitter
lhe basic divider bias. feedbacks.
(1.e., collector
.e, principle involved in all the above
collector current) ffrom Vccin zero methods is to obtain the
signal conditions. The value of required
base
n such a
way that the voltage current
germanium transistor and 0-7 between collector
ioaa
collector and emitter should not fall beloW Oo for
volt for silicon transistor.
10.5 BASE RESISTOR METHOD
gure (L0:1) shows an NPN
this method, a transistor connected in CE
high resistance RR is configuration with resistor biased. In
base of the
transistor. Here, it shouldconnected between positive terminal of
be remembered that if the suPpiy C d
connected between transistor is PNP,
negative terminal of then ^B
required zero signal base current flows supply Vcc and base of the transistor. Here, tne
base-enmitter junction is forward biased through Rß and is provided by Vcc. In fig(10-1), the
selection of Rg, the because the base is positive w.r.t. emitter.
required zero signal base current (and hence By proper a

lc=Blg) can be made to flow.


A Q+Vcc
IB
RB
Ic

B
E VCE
V BE
E
G

NPN transistor with base resistor biased


Fig. 10-1 CE,

Circuit analysis cch that the


Such required
the required collector ccurrent
urren
flows
we shall find the value of Rg
z e r o signal collector current.
ws under
under zero
zero
Here, be the required
conditions. Let Ic
signal
Biasingan Thermal Stabilization
Transistor 10-5

Considerirng the closed circuit ABEGA and applying the Kirchhoff's voltage law, we have
IB RB +
VBE =
Vcc
IB RB =
Vcc -

VBE
Rg Vcc VBE .(1)
IB
Further .2)

Substituting the value of Ig from eq. (2) in eq. (1), we get

Rg =Vcc-VBE)B
Ic 3
value of Rg can be
The value of VBE can be seen from the transistor manual. Using eq. (3), the
zlulated. As VBE is generally very small as compared to Vcc, hence
B BVcc .4)
Ic
this method is sometimes called as
From eq. (4), the value of Rg can be found directly. Hence,
fixed-bias method.

Stability factor S
The stability factor S is given by
S
(1B)
1 - p (dlg/dlc)

*
is independent of collector current Ic. So, the
In base resistor method, the base
current Ig
stability factor S is givern by
.5)
S (1 +P)
changes 101 times as much asany change in Ico
101. This shows that Ic he value of
of S is the
the highest
100, then S =

hence upon
temperature. The
lco and
c ,lcis very dependent
i s very upon
poor stability.
Ihis is the main disadvantage of
that c the circuit has very fact this method is rarely used,
d n be obtained. Hence Due to this
base Esistor
rer method o r fixed bias
method.
ri

10-6 cOLLECTOR TO BASE BIAS


The circuit of an NPN transistor connected in CE configuration + lB
Q+VcC
with collector to base bias is shown in fig. (10.4). This circuit is
same as base bias circuit except that the base resistor Rß is
IB
RL
returned to collector rather than to Vcc supply. Using this circuit,
there is considerable improvement in the stability. If the collector
current Ic tends to increase (either as a result of rise in temperature VCE
or as a result of transistor being replaced by another of larger ), the +

dc. voltage drop across R increases and consequently VCE


VBE
decreases. As a result, the base current Ig also reduces. This will
tend to compensate for the original increase. The compensation is
never exact.
Fig. 10.4
Circuit analysis
Ihe required value of
Rß needed togive the zero signal current Ic can becalculated as follows:
Voltage drop across R = (Ic + IB) RL = Ic Rz
...(1)
From the figure, Ic RL + g Rp + VBE = Vcc

or Ip Rg = Vcc - VBE - I c RL

RD
RB Vcc - VBEIc RL
TB
10-8 Eloctronic Devicos and Circuits

Or RB Vcc- VEi¢ R,)B| ...(2)


Ic
Stability factor S.
Applying KVIL to the circuit of fig. (10.4), w e have
(R+Ic R + I Ru+ V»E Vcc
or I (R + Rp) + Ic R1. + V»E Vcc
Vcc VBE-Ic RI,
(3)
RI+Rp
Since VBE is almost independent of collector current (VB1E=07 lor Si and 0. 3V tor Cie), then
from eq. (3), we get
dl R
.(4)
dlc RI Ru
We know that

S
1 (dl / dl)

.5)
R,R
This value is smaller than (1 () wliich in oblained lor tinel bian
cireuit. 'ThuN, there in an
improvement in the Mability
The circuit of fiy, (10.4) oviulei
paliv lemlhu'k. This reduren the gain ol he
amplifier.So the in ead itability ol w collrtor loba blari ctrruil a odbtainedat the
a.c, voltage gan cost ol
10-8 SELF BIAS OR EMITTER BIAS
A erv commonly used biasing
(VOLTAGE DIVIDER BIAS)
arrangement is self-bias or emitter bias. The circuit
isshown in tig. (10.9). This is also known as universal bias arrangernent
hwOresistances Ri and R2 are connected across stabilization circuit. In this method
emitter resistance RE provides stabilization. supply voltage Vcc and provide biasing 1ne
The name voltage divider is used due to the
tac
P+Vcc

R
Ic

B VCE
VBE E

VB
VE

Fig.10.9 Voltage divider bias


a voltage
c a u s e s

r e s i s t a n c e
R must be
The
10-14 a c r o s s
Vcc. the junction
Since
divider
junction. The n e t
potential network.
form a emitter
R2
resistors Ri and R2 r e v e r s e - b i a s
the through Ri- RE.
the supply
across
that
direction so as to
obtained
from
d.c. voltage
drop
a m i n u s the
drop in voltage is follows:
equal to Vh
as
the base is explained
be c u r r e n t in
forward-biased,

e m i t t e r junction
a c r o s s the
stability may in Now, the lc.
forward bias
operating
point a rise current
in the a rise
in lcoie., the base
improvement causcs

The This consequently


temperature. increases
and i n c r e a s e in
rise in R; r e d u c e s the
Let there be a voltage drop
across
of R;
i n c r e a s e s . As a
result, the
c u r r e n t . Thus,
the p r e s e n c e
the loss of a c
signal
RE collector to avoid
the amplifiers,
In c a s e of
decreases across
This is c o n n e c t e d
decreases.
stability. capacitance
the operating point a capacitor
of large through the
cand improves caused by RE) and hence it passes
feedback
(because of the reactance to a.c. signal
gain small
o o n d e n s e r offers
a very
RE. The
condenser.
through
the c u r r e n t flowing
Circuit analysis base currentlg is very small,
Let current1 flows through
R1. As the is as follows:
of collector c u r r e n t Ic
calculation
taken as I1. The
R2 can also be
R1 o r R2 is given by
1 flowing through
The current
.(1)
Vcc
(R+ R2)
across R2 is given by
The voltage V2 developed
V Vcc ..(2)
R2
R1 + R2

have
Applying KVL to the base circuit, we
V2 VBE + VE = =
VBE + I RE
or V2 = VBE + Ic RE

Ic V2-VBE 3)
RE
Here, Ic is almost independent of transistor parameters and hence good stabilization is
ensured.
The collector emitter voltage VcE can be calculated as follows:
Applying KVL to the collector side we have
Vcc Ic RI + VcE +
I RE
=
Ic R. + VCE + Ic RE
Vcr Vcc Ic (RL + RE)
.(4)

You might also like