Scribd
Upload
9 views

ACA Tutorial Question

Uploaded by

Masira Samdole
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
9 views

ACA Tutorial Question

Uploaded by

Masira Samdole
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

G.K.

Gujar Memorial Charitable Trust’s


Dr. Ashok Gujar Technical Institute’s,
Dr. Daulatrao Aher College of Engineering, Karad.
Vidyanagar Ext. Banawadi, Tal. Karad 415124, Dist. Satara, Maharashtra INDIA
Course Code & Name:CS701 Advanced Computer Architecture DACOE/ACADM/COF-FRM-06
Program: Computer Science & Engineering Semester: VII COF-FRM-06- Rev. No: 0 Date:
Tutorial Questions(2023-24)

Assignment Questions:
Tutorial Assignment Questions CO
No. Mapped
1 1. List and explain the parallel processing mechanisms in 1
uniprocessor computers.
2. Compare different architectural classification schemes. 1
3. Explain functional structure of an SIMD array processor. 1
4. Explain Array Processor? 1
5. What are the various Parallel Computer Structures? 1
2 1. What is dependability? State different measures of 1
dependability. How MTBF is measured?
2. Explain how to evaluate cost of integrated circuit?
3. What are the Trends in Power and Energy in Integrated 1
Circuits
4. Explain with neat diagram basic structure of linear pipelining. 2
5. Explain handler classification scheme for pipeline processors 2
according to levels of processing?
3 1. Compare the advantages and disadvantages of the interleaved 2
memory organization
2. Explain Classification of Pipelined Processors. 2
3. Explain the use of simple compiler technology to enhance 2
processor ability.
4. Explain hazard detection and resolution. 2
4 1. What are the major categories of advanced optimization of 3
cache performance?
2. Explain six basic cache optimizations. 3
3. List out ten advanced optimizations of cache performance and 3
describe the optimization techniques that help to improve the hit
time.
4. What are the cache optimizations that affect the miss rate and 3
miss penalty? Explain with example.
5. Explain the set associative scheme of placing the block in a 3
cache.
5 1. Explain characteristics of vector processing. 4
2. What is Vector Operand? Explain the classification of vector 4
instructions into four primitive types with example.
3. Illustrate functional block diagram of a modern multiple- 4

Page 1 of 2
G.K. Gujar Memorial Charitable Trust’s
Dr. Ashok Gujar Technical Institute’s,
Dr. Daulatrao Aher College of Engineering, Karad.
Vidyanagar Ext. Banawadi, Tal. Karad 415124, Dist. Satara, Maharashtra INDIA
Course Code & Name:CS701 Advanced Computer Architecture DACOE/ACADM/COF-FRM-06
Program: Computer Science & Engineering Semester: VII COF-FRM-06- Rev. No: 0 Date:
Tutorial Questions(2023-24)

pipeline vector computer.


4. State the three types of pipelined vector processing methods 4
and explain the horizontal vector processing method with
example.
5. Write short note on vector architecture.
6. Describe and compare associative processors and associative 4
memory organization
6 1. Why array processor called as SIMD array computers? 5
2. Describe masking and data-routing mechanisms. 5
3. Explain NVIDA GPU Computational structures. 5
4. List out NVIDA GPU Instruction set Architecture 5
5. Write short note on conditional branching in GPUs 5
7 1. Draw and explain GPU memory structure 5
2. Draw and explain basic structure of a centralized shared 6
memory Architecture
3. What are the factors that influence parallel processing? 6
4. What is cache coherence and why it is important in shared 3
memory multiprocessors system?
5. What is multiprocessor cache coherence? 6
8 1. What is cache coherence protocol? Explain the two classes 6
of cache coherence protocols
2. Explain the basic structure of a centralized shared-memory 6
multiprocessor based on a multicore chip.
3. What is the significance of directory cache coherence 6
protocol?
4. What are the basic schemes in enforcing coherence? 6
5. Write short note on snooping coherence protocols. 6

Course Coordinator HOD

Page 2 of 2

You might also like