Scribd Logo
Upload

Welcome to Scribd!

  • 3 views

    QP 23

    Uploaded by

    niluhntr

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    QP 23

    Uploaded by

    niluhntr
    3 views3 pages

    Original Title

    qp-23

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    3 views3 pages

    QP 23

    Uploaded by

    niluhntr

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 3

    c 0800csT203L22to3

    Reg No.:

    APJ ABDUL KALAM TECHNOLOGICAL


    B.Tech Degree 53 (R, S) / Sl (PT) (S, FE) Examination

    Course Code: CST203


    Course Name: Logic System Design
    Max. Marks: 100 Duration:3 Hours

    PART A
    Answer all questions. Each question canibs 3 marks Marks

    I 'Convert the decimal number 250.5 to base 7 and base 8. (3)

    2 Represent the decimal number 8623 in BCD, Excess-3 code and 2421 code. (3)

    2 Using the postulates and theorems of Boolean algebr4 simpliff the expression (3)
    (A+B)'(A',+B')'
    A bank vault has three locks with a different key for each lock. Each key is (3)

    owned by a different person. In order to open the door, at least two people must
    insert their keys into the assigned locks. The signal lines A, B and C are I if
    there is a key inserted into lock 1,2 or 3 respectively. Write a minimized
    Boolean expression for the variable Z which is I iffthe door should open.

    A combinational circuit is defined by the following three functions. (3)

    FrL't' *xyz' F2:1t * y F3: xy *x'y'


    Design the circuit with a decoder and external gates.
    6 Design a combinational circuit to check for odd parity of four bits. (3)

    7 What are ripple counters? (3)

    8 Convert SR to T flipflop. (3)

    9 Convert (17.5)ro to 32-bit single precision IEEE 754 binary floating point (l)
    standard.
    ;
    l0 Find the modulus of 8-bit Ring, Johnson and Synchronous counter. (3)

    PART B
    Answeqany onefull questionfrom each module. Each question carries 11 marks
    Module I
    ll a) Perform the following operations (6)

    i)(367)s + (715)r ii) (564.49)16 + (988.5,4')ro iii)(I230)r + (23)q

    Page lof3
    0800csT203L221O3

    b) Perform the following (8)


    i) BCD subtractiqr (7235)ro - (346)ro in l0,s complement method.
    iD subtract (9F2c) ro from (4968)ro in l5's complement method-

    l2 a) Perform the following operations using 2's complement representation (6)


    i) (+12) - (+50) ii) (+ss) - (+43)
    b) Convert the following numbers from the given base to the bases indicated. (8)
    D Octal623.77 to decimal, binary and hexadecimal.
    ii) Hexadecimal2ACl,D to decimal,octal and binary.
    iii) Decimal number 85 to BCD and Excess-3 code.
    .
    Module 2
    l3 a) Implement F(A, B, C):L (0, l, 5) using only NAND gates. (7)
    b) Simpliff the Boolean expression Y(A,B,C,D)=ilr,,r (0, l, 3, 5,6,7,10, 14, 15) (7)
    using K-map in Product of Sums form.
    14 a) Simpliff F(a,b,c,d):I (1,3,4,5,9,10,1l) + Ia (6,8) using tabulation method . (10)
    b) Implement AND gate using only NOR gates. (4)
    Module 3
    l5 a) Explain the operation of a 4-bit magnitude comparator circuit with a neat logic (10)
    diagram.
    b) Construct a full adder using two half adder circuits. (4)
    l6 a) Draw the circuit of a BCD adder and explain its working. 8)
    b) Implement F(A,B,C,D):I.(0,1,3,4,8,9,15) using g x I MUX. (6)
    Module 4
    t7 a) Design a synchronous counter with the following binary sequence 0, 1,3,7,6,4 (10)
    and repeat. Use T flipflops.
    *b) The truth table of AB flipflop is given as_
    '(4)

    write the excitation table and characteristic equation of AB Flipflop.


    l8 a) Explain how a master slave flipflop eliminates race around condition. (7)
    b) Draw the logic diagram and timing diagram of a mod-5 ripple counter. (7)

    Page 2of3
    tv
    I

    {ffisf;Fltlzt103
    ItHule 5
    19 a) Dra{' a flowchart ad explain the addition/subtraction of binary mbcrs in (lO)
    sign-rnagnitude fonm.
    b) Draw the logic diagran of a 5-bit Johnson counter.

    20 a) Implernent a 4-bit bidirectionat shift rwister with parallel load. (t)


    b) Dcsign a BCD to Exoess -3 oo& coaverter using ROM.

    Page 3of3

    You might also like