Scribd
Upload
22 views

Assignment

Analog circuit question

Uploaded by

prasadanjali244
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
22 views

Assignment

Analog circuit question

Uploaded by

prasadanjali244
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

S.V.

National Institute of Technology, Surat


Department of Electronics Engineering
Assignment
B. Tech. (EC), III Semester-2024
Analog Circuits (ECE 201)

Instructions: Take suitable approximations/assumptions, if required.

Q.1 Consider the circuit of Fig. 1, where the inputs are tied to a common-mode level. Assume M 1 and M 2 are
identical, and so are M 3 and M 4.
(a) Neglecting channel-length modulation, calculate the
voltage at node N.
(b) Invoking symmetry, determine the voltage at node Y.
(c) What happens to the results obtained in (a) and (b) if VDD
changes by a small amount 1V?

Fig. 1

Q.2 Consider the circuit shown in Fig. 2 with transistor parameters β = 100, VBE = 0.7 V, and VA = 120 V. The output
coupling capacitance is CC2 = 1 µF. Determine the 3 dB frequency of an emitter-follower amplifier circuit with
an output coupling capacitor.

Fig. 2

Q.3 How a single-stage CE amplifier can be converted into a differential pair? For a BJT differential amplifier, prove
that the transfer characteristics is represented by following equation:
𝑣𝑖𝑑 𝑣
− 𝑖𝑑
𝑒 2𝑉𝑇 − 𝑒 2𝑉𝑇
𝑣𝑂 = 𝐼𝑂 𝑅𝐶 [ 𝑣𝑖𝑑 𝑣 ]
− 𝑖𝑑
𝑒 2𝑉𝑇 + 𝑒 2𝑉𝑇
Here, vid is the differential input voltage, vO is the differential output voltage and IO is total current through emitter
resistance RE, the collector resistance is RC, and VT is the thermal equivalent of voltage.

Page 1 of 2
Q.4 The transistors in the Feedback Amplifier of Fig. 3 are identical with hie = 1.1 kΩ and hfe = 50. Make reasonable
approximation, where appropriate and Find the following:
1. Topology
2. Feedback Factor
3. Current Gain (Aif)
4. Voltage Gain (Avf)
5. Rif (with Feedback) and Rof (with Feedback)

Fig. 3
Q.5 Design a class B output stage as shown in Fig. 4, to deliver an average power of 20 W to a load RL of 8 Ω. The
power supply is to be selected such that VCC is about 5 V greater than the
peak output voltage.
Determine the
(a) supply voltage required,
(b) the peak current drawn from each supply,
(c) the total supply power, and the
(d) power-conversion efficiency.
(e) maximum power that each transistor must be able to dissipate safely.

Fig. 4

Q.6 Design a BJT based Astable Multivibrator to meet following specifications: Collector Current IC = 2 mA, hfe = 30,
VCC = 10 V. The output should be of 1 kHz square wave with duty cycle of 60%. Consider VBE = 0.7 V and VCE =
0.3 V.
Q.7 Describe various types of distortion in power amplifiers in detail. How these distortions can be minimized?

Q.8 Consider the circuit shown in Fig. 5, with parameters VCC = 24 V and
RL = 8 Ω. The average power delivered to the load is to be 5 W, the peak
amplitude of the signal emitter current is to be no more than 0.9ICQ,
and that of the signal emitter voltage is to be no more than 0.9VCC. Let
β = 100. Design a transformer-coupled emitter-follower amplifier to
deliver a specified signal power.

Fig. 5

***********************************************************

Page 2 of 2

You might also like