Scribd
Upload
12 views41 pages

Multiplex Er

Uploaded by

anghabhatm
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
12 views41 pages

Multiplex Er

Uploaded by

anghabhatm
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 41

Module 3

DATA PROCESSING
CIRCUITS
Data Processing circuits : Multiplexers, De-multiplexers,
decoder, BCD to Decimal decoder, seven segment decoder,
encoders, Ex-OR gates, Parity generators and checkers,
Magnitude comparators, Read only memory, Programmable
array logic(PAL), Programmable logic arrays(PLA). HDL
implementation: HDL of data processing circuits, Arithmetic
circuits using HDL
The circuit has n input signals, m control signals and 1 output
signal.
Note that, m control signals can select at the most 2 m input
signals thus n ⩽ 2m
Reference
Reference
Reference
Reference

The 74150 is a 16-to-l TTL multiplexer with the pin diagram


shown in Fig. 4.3.
Pins 1 to 8 and 16 to 23 are for the input data bits D0 to D15.
Pins 11, 13, 14, and 15 are for the control bits ABCD.
Pin 10 is the output; and it equals the complement of the
selected data bit.
Pin 9 is for the STROBE, an input signal that disables or
enables the multiplexer.
Reference

A low strobe enables the multiplexer, so that output Y equals


the complement of the input data bit:

where n is the decimal equivalent of ABCD.


On the other hand, a high strobe disables the multiplexer and
forces the output into the high state. With a high strobe, the
value of ABCD doesn't matter.
and 16 to 1 Multiplexer using 74150 IC.
Implementation using 16 to 1 MUX (IC 74150 ,OUTPUT “Y “ in complimented
form)

1 1 1 1 1
MEV F Map Entry Comments

0 0 0 If function equals 0 for both values of MEV ,enter 0 .


1 0
0 1 1 If function equals 1 for both values of MEV ,enter 1.
1 1
0 0 MEV If function equals MEV ,enter MEV
1 1
0 1 if function equals to compliment of MEV ,enter MEV
1 0 MEV
0 x If function equals x , enter x
1 x x
0 0 If F=0 for MEV =0 and F=X for MEV =1,enter 0
1 x 0
0 x If F=x for MEV =0 and F=0 for MEV =1,enter 0
1 0 0
0 1 If F=1 for MEV=0 and for MEV=1 ,enter 1
1 x 1
0 x If F=X for MEV=0 and F=1 for MEV=1,enter 1. Ramachandran
Namitha
1 1 1
Minterm A B C F
0 0 0 0 1
1 I0
1 0 0 1 0
0 I1
2 0 1 0 1
1 I2
8X1 F 3 0 1 1 1
1 I3
MUX
1 4 1 0 0 1
I4
5 1 0 1 0
0 I5
6 1 1 0 0
0 I6
7 1 1 1 1
1 I7
S2 S1 S0

A B C

Namitha Ramachandran
C C’ +5V Minterm A B C F Map
Minterm A B C F ped
I0 0 varia
0 0 0 1 ble
I1 F 1 0 0 0 0 0 0 0 0 1 C’
4X1
I2 2 0 0 1 1 1 0 0 1 0
I3 3 0 0 1 1 2 0 1 0 1 1
4 0 1 0 1 3 0 1 1 1
5 0 1 0 0 4 1 0 0 1 C’
A B
6 0 1 1 0 5 1 0 1 0
7 0 1 1 1 6 1 1 0 0 C
7 1 1 1 1

Namitha Ramachandran
Nibble Multiplexers
Multiplexer’s important application is in sharing the circuits ports,
devices and resources .

Multiplexers can be used in design of combinational logic circuits.

Sometimes we want to select one of two input nibbles.

In this case, we can use a nibble multiplexer like the one shown in
next slide.
The input nibble on the left is A3A2A1A0 and the one on the
right is B3B2B1B0.

The control signal labeled SELECT determines which input


nibble is transmitted to the output.
When SELECT is low, the four NAND gates on the left are
activated; therefore,
Y 3Y 2Y 1Y 0= A 3A 2A 1A 0.

When SELECT is high, the four NAND gates on the right are
active, and
Y 3Y 2Y 1Y 0= B 3B 2B 1B 0
The pinout diagram of a 74157, a nibble multiplexer with a
SELECT input as previously described.
When SELECT is low, the left nibble is steered to the output.
When SELECT is high, the right nibble is steered to the output.
The 74157 also includes a strobe input. As before, the strobe
must be low for the multiplexer to work properly.
When the strobe is high, the multiplexer is inoperative.
Realize an 8-to-1 MUX using 2-to-1 MUX

S0

S1

S0
S2

S0

S1

S0
S0

S1

S0
S2

S0

S1

S0
16 : 1 MUX using 4 : 1 MUX
Selection Inputs Output
S3 S2 S1 S0 Y
0 0 0 0 I0
0 0 0 1 I1
0 0 1 0 I2
0 0 1 1 I3
0 1 0 0 I4
0 1 0 1 I5
0 1 1 0 I6
0 1 1 1 I7
1 0 0 0 I8
1 0 0 1 I9
1 0 1 0 I10
1 0 1 1 I11
1 1 0 0 I12
1 1 0 1 I13
1 1 1 0 I14 Namitha Ramachandran

1 1 1 1 I15
Advantages of Multiplexer

In multiplexer, the usage of a number of wires can be decreased


It reduces the cost as well as the complexity of the circuit
The implementation of a number of combination circuits can be possible by using a
multiplexer
Mux doesn’t require K-maps & simplification

Disadvantages of Multiplexer
Additional delays required within switching ports & I/O signals which propagate
throughout the multiplexer.

Namitha Ramachandran

You might also like