Scribd
Upload
6 views2 pages

Class8 Comb Logic

Uploaded by

bhalekar8962
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
6 views2 pages

Class8 Comb Logic

Uploaded by

bhalekar8962
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Timing Analysis

1. Carry-out the dynamic analysis for full adder and analyze the glitches.
2. Consider the circuit given below:
Write down its function in minimized form. Given that XOR/ XNOR gates have
twice the delay of the NAND gates. What is the output response of the circuit
against the input waveform given below? Assume Tpd = 10 ns.

A
F
2 TPD

G
B
2 TPD
0 50 100 150 200

3. Given the following specification of Boolean functions, implement them in a


hazard-free manner:
a) F(A, B, C) = BC + AC
b) F(A, B, C, D) =  m(0, 4, 5, 6, 9, 11, 13, 14)
c) F(A, B, C) = (A + B)(B’ + C)
d) F(A, B, C, D) =  M(0, 1, 3, 5, 7, 8, 9, 13, 15)
e) F(A, B, C, D, E) =  m(0, 1, 3, 4, 7, 11, 12, 15, 16, 17, 20, 28)
4. Consider the circuit with a single input in figure shown below. At time t 0 the
switch is moved to the closed (connected) position, and at time t 1 the switch is
returned to its original open (disconnected) position. Draw the waveforms of
the internal signals B and C, and output signal Y in response to the input
waveforms shown below. Assume all gates have an identical propagation
delay Tpd. Tpd = 10ns.
Timing Analysis

+V

A Y

B C

0 t0 50 100 t1 150 200

You might also like