0% found this document useful (0 votes)
19 views7 pages

D1 Dem

Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
19 views7 pages

D1 Dem

Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 7

D-1

For AICTE Diploma Courses with Effect from

Maharashtra State Board of Technical Education


TEACHING PLAN (TP)

Institute Code: 1607 Subject: DEM


Course and Code: EE4I Subject Code: 22421
Semester: FOURTH Name of Faculty: Prof. S.P.PAWAR
D-1
For AICTE Diploma Courses with Effect from

Maharashtra State Board of Technical Education


TEACHING PLAN (TP)

Institute Code: 1607 Subject: DEM


Course and Code: EE4I Subject Code: 22421
Semester: FOURTH Name of Faculty: Prof. S.P.PAWAR

Actual
Chapter
Plan (From-To & Execution Teaching
No.
(Total
CO UO Title/Details Number of (From-To & Method/ Remarks
Lectures) Number of Media
Hrs.)
Lectures)
1(12) 1 1,2,3,4 UNIT1-Logic gates &logic families  1/2/23 to Chalk,
Blackboard,
1.1 Introduction 21/2/23
1.2 Logic gates:Symbol,diode/transistor  (12)
switch circuit & logical expression,truth
table of basic logic gates(AND,OR,NOT) ,
Universal gates (NAND, NOR) &special
purpose gates (EX-OR,EX-NOR)
1.3 Boolean algebra: Laws of Boolean
algebra,Duality theorem,DE-Morgan’s
theorems.
1.4 LOGIC FAMILIES: Characteristics of logic
families: Noise margin ,power
dissipation,Figure of Merit,Fan-in & Fan-
out,speed of operation,Comparison of
TTL,CMOS,ECL,types of TTL NAND gates
Unit-2 combinational logic and
sequential logic circuits
2.1 Standard Boolean representation: SOP
& POS
2.2 K map reduction technique for Boolean
expression
2.3 Design of arithmetic circuits &
Code converter using K map: Half & Full
Adder, gray to binary and binary to gray (up
4 bits ) 2.4 Multiplexer and  22/2/23 to Chalk,
Blackboard,
2(16) 2 5,6,7,8,9,10
Demultiplexer :working ,truth table and 28/2/23 Notes.
applications of multiplexer and  (16)
demultiplexers
2.5 Basic memory cell:RS-latch using
NAND &NOR
2.6 S R Flip Flops:SR flip flop,clocked SR
flip flop with preset and clear ,Drawbacks of
SR FF 2.7 JK Flip FlopS:Clocked JK FF
with preset & clear, Master slave JK FF, D &
T type of FF .Excitation table of flip flops.
2.8 Counters:Asynchronous counter &
synchronous counter.
Unit-3 Basics of microprocessor &
8051 microcontroller.
3.1Microprocessor,microcomputers,&
microcontrollers (basic introduction and
comparison ).
3.2 Types of buses,address bus, data bus
&control bus.
3.3 Harward & Von neuman  29/3/23 to Chalk,
Blackboard,
3(14) 3 11,12,13,14 Architecture 25/04/23 Notes.
3.48051microcontroller,Architecture,pin  (14)
configuration,stack, memory
organization.
3.5 Boolean processor, Power saving
option-idle &power down mode .
3.6 Comparison of 8051 derivatives
8051,(8951,8952,8031,8751)
Unit 4-8051 Instruction set &
programming
4.1Addressing modes; Instruction
set(data
transfer ,Logical,Arithmatic,Branching,
Machine control.stack  2/5/23 Chalk,
4(12) 4 15,16,17,18
operation,Boolean ).  Extra Blackboard,
4.2 Assembly language programming lectures Notes.

ALP needed .
4.3 Software development
cycle;editor,assembler,cross-
compiler,linker,locator,compiler
4.4 Assembler directive:
ORG,EQU,DB,END,CODE,DATA
UNIT 5-8051 Memory,device interfacing
&application
5.1 Memory interfacing; program & data
Memory
5.2 I/O interfacing:
LED,relays,keyboard,LCD,Seven segment  (10)
display,stepper motor.  Extra Chalk,
Blackboard,
5(10) 5 19,20,21,22 5.3 Square wave generation using port pin lectures Notes.
8051 needed
5.4 Water level controller
5.5 Steper motor control for Clock wise and
anti clockwise rotation.
5.6 Traffic light controller.

co – Use Boolean circuit to realize basic circuit.


Build simple combinational & sequential circuit.
Analyze architecture of 8051 IC.
Write assembly language program for microcontroller.
Interface memory I/O devices to microcontroller.

UO- 1.Devlope basic gate using NAND/NOR as universal gate.


2.Simplify the given expression using boolean laws.
3.Develop the logic circuits using the given boolean expressions.
4.Compare the salient characteristics of the given digital logic families.
5.Develop logic circuits in standard SOP/POS form for the given logical expression.
6.Minimize the given logic expression using K-map.
7.Draw MUX/DEMUX tree for the given number of input and output lines.
8.Use the given flip flop to construct the specified type of counter.
9.Construct asynchronous /synchronous counter using the given flip flop
10.Use excitation table of given flip flop to design synchronous counter using the given flip flop.
11.Compare the salient features of the microprocessor, microcontroller and microcomputer for the given parameters .
12.Explain given type of microcontroller architecture using the block diagram.
13.Describe with sketches the memory organization of 8051 microcontroller.
14.Compare the salient features of the given derivatives of 8051 microcontroller.
15.Identify addressing mode of the given instruction.
16.Describe function of given instruction with suitable examples.
17.Write an assembly language program(ALP)for the given operation.
18.Explain the use of given assembler diretives with examples.
19.Describe with sketches the procedure to interface the given external memory.
20.Explain with sketch the interfacing of the given I/O device.
21.Write an assembly language program to operate the I/O device.
22.Explain with sketches the working of the given microcontroller application.

Prof.S.P.PAWAR Prof. Y.T. PATIL

(Name & Signature of Staff) (Name & Signature of H.O.D)

You might also like