ECE 4th Semester - Linear Integrated Circuits Laboratory - EC3462 - Lab Manual
ECE 4th Semester - Linear Integrated Circuits Laboratory - EC3462 - Lab Manual
3rd Semester
Linear Integrated
4th Semester
2nd Semester
Wireless
Communication -
EC3501 Embedded Systems
and IOT Design -
ET3491
VLSI and Chip Design
5th Semester
8th Semester
6th Semester
II Year / IV Semester
Lab Manual
Prepared by,
Mrs. S. Pricilla Mary, AP/ECE
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
MULLAKADU, THOOTHUKUDI
LABORATORY MANUAL
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
TOTAL : 45 PERIODS
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
CONTENTS
Page
Sl. No. Name of the Experiment
No.
DESIGN EXPERIMENTS
1.a Current series feedback amplifier 4
1.b Voltage shunt feedback amplifier 9
2.a RC phase shift oscillator 14
2.b Wein-Bridge oscillator 17
3.a Hartley’s oscillator 20
3.b Colpitt’s oscillator 23
4 RC Integrator and Differentiator circuits using Op-Amp 26
5 Clippers and Clampers 30
6 Instrumentation Amplifier 35
7 Active low-pass, High pass & Band pass filters 38
8 PLL Characteristics and its use as frequency multiplier, clock 44
synchronization
9 R-2R ladder type D-A Converter using Op-Amp 48
SIMULATION USING SPICE EXPERIMENTS
9 Tuned Collector oscillator 52
10 Twin T Oscillator 55
11 Double and Stagger tuned Amplifier 57
12 Bistable Multivibrator 60
13 Schmitt Trigger circuit with Predictable hysteresis 62
14 Analysis of power amplifier 64
CONTENT BEYOND THE SYLLABUS
15 Voltage and Current Time base circuits 67
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
AIM:
To design a negative feedback amplifier and to draw its frequency response.
REQUIREMENTS:
Design examples:
VCC= 15V, IC=1mA, AV= 30, fL= 50Hz, S=3, hFE= 100, hie= 1.1KΩ
Gain formula is,
AV= - hFE RLeff / hie
Assume, VCE = VCC / 2 (transistor in active region) VCE = 15/2=7.5V
VE = VCC / 10= 15/10=1.5V
Emitter resistance is given by, re =26mV/ IE Therefore re =26 Ω
hie= hfe re
hie =2.6KΩ
(i) To calculate RC:
Applying KVL to output loop,
VCC= IC RC + VCE+ IE RE (1)
Where RE = VE / IE (IC= IE)
RE = 1.5 / 1x10-3= 1.5KΩ
From equation (1), RC= 6KΩ
(ii) To calculate RB1&RB2:
Since IB is small when compared with IC,
IC ~ IE
VB= VBE + VE= 0.7 + 1.5=2.2V
VB= VCC (RB2 / RB1+ RB2) (2)
S=1+ (RB / RE)
RB= 2KΩ
We know that RB= RB1|| RB2
RB= R B1RB2/ RB1+RB2 (3)
Solving equation (2) & (3), Therefore,
RB1 = 14KΩ
From equation (3), RB2= 2.3KΩ
(iii) To find input coupling capacitor (Ci):
XCi = (hie|| RB) / 10 XCi = 113
XCi= 1/ 2пf Ci
Grace College of Engineering, Thoothukudi
EC3462_LIC_LAB_R2021 4
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ci = 1 / 2пf XCi
Ci = 1/ 2X3.14X 50 X 113=28µf
(iv) To find output coupling capacitor (CO):
XCO= (RC || RL) / 10, (Assume RL= 10KΩ)
XCO= 375
XCO= 1/ 2пf CO
CO = 1/ 2x 3.14x 50 x 375=8µf =10 µf
(v) To find Bypass capacitor (CE):
(Without feedback)
XCE = {(RB+hie / 1+ hfe) || RE}/ 10 XCE = 4.416
CE= 1 / 2пf XCE
CE = 720 µf
Design with feedback:
To design with feedback remove the bypass capacitor (CE).
Assume RE = 10KΩ
CIRCUIT DIAGRAM:
WITH FEEDBACK:
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
MODEL TABULATION:
Without feedback:
Vi=
Frequency Output Voltage Gain = 20log(V0/Vi)
Sl. No Gain = V0/Vi
(Hz) (V0) (volts) (dB)
With feedback:
Vi=
Frequency Output Voltage Gain = 20log(V0/Vi)
Sl. No Gain = V0/Vi
(Hz) (V0) (volts) (dB)
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
MODEL GRAPH:
THEORY
Negative feedback in general increases the bandwidth of the transfer function stabilized by
the specific type of feedback used in a circuit. In Voltage series feedback amplifier, consider a
common emitter stage with a resistance R’ connected from emitter to ground. This is a case of voltage
series feedback and we expect the bandwidth of the trans resistance to be improved due to the
feedback through R’. The voltage source is represented by its Norton’s equivalent current source
Is=Vs/Rs.
PROCEDURE:
1. Connect the circuit as per the circuit diagram.
2. Set VCC = 10V; set input voltage using audio frequencyoscillator.
3. By varying audio frequency oscillator take down output frequency oscillator voltage for
difference in frequency.
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
INFERENCE:
Thus current series feedback amplifier is designed and studied its
performance.
VIVA QUESTIONS:
1. What is feedback?
2. What are the parameters used to design the amplifier.
3. Compare the input impedance for with and without feedback?
4. Compare the theoretical and practical bandwidth for with feedback.
5. Calculate the value of output impedance with and without feedback.
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
AIM:
To design and study frequency response of voltage shunt feedback amplifier.
REQUIREMENTS:
S. Equipment
Name Range Quantity
No List
Signal generator (0-30) MHz 1
CRO (0-20) V 1
1 Equipment’s
Regulated Power Supply (0-30) V 1
2 Components Resistor 3kΩ, 1.1kΩ,5kΩ, 2.5kΩ,1kΩ 1
Capacitor 66F,30F,58 µf 1
Transistors BC 107 1
Bread board - 1
Other
3 Connecting Wires As
accessories Single strand required
DESIGN PROCEDURE:
Given specifications:
VCC= 10V, IC=1.2mA, AV= 30, fI = 1 kHz, S=2, hFE= 150, β=0.4
The feedback factor, β= - 1/RF= +1/0.4=2.5KΩ
(i) To calculate RC:
The voltage gain is given by, AV= -hfe (RC|| RF) / hie h ie = β re
re = 26mV / IE = 26mV / 1.2mA = 21.6 hie = 150 x 21.6 =3.2KΩ
Apply KVL to output loop,
VCC= IC RC + VCE+ IE RE (1)
Where VE = IE RE (IC= IE)
VE= VCC / 10= 1V
Therefore RE= 1/1.2x10-3=0.8K= 1KΩ
VCE= VCC/2= 5V
From equation (1), RC= 3 KΩ
(ii) To calculate R1&R2:
S=1+ (RB/RE)
RB= (S-1) RE= R1 || R2 =1KΩ
RB= R 1R2 / R1+ R2 (2)
VB= VBE + VE = 0.7+ 1= 1.7V VB= VCC R2 / R1+ R2 (3)
Solving equation (2) & (3),
R1= 5 KΏ & R2= 1.1KΩ
(iii) To calculate Resistance:
Output resistance is given by, RO= RC || RF
RO= 1.3KΩ
input impedance is given by,
Ri = (RB|| RF) || hie = 0.6KΩ
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
CIRCUIT DIAGRAM:
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
MODEL TABULATION:
Without feedback:
Vi=
Frequency Output Voltage Gain = 20log(V0/Vi)
Sl. No Gain = V0/Vi
(Hz) (V0) (volts) (dB)
With feedback:
Vi=
Frequency Output Voltage Gain = 20log(V0/Vi)
Sl. No Gain = V0/Vi
(Hz) (V0) (volts) (dB)
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
MODEL GRAPH:
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
THEORY:
Negative feedback in general increases the bandwidth of the transfer function stabilized by
the specific type of feedback used in a circuit. In Voltage shunt feedback amplifier, consider a
common emitter stage with a resistance R’ connected from collector to base. This is a case of voltage
shunt feedback and we expect the bandwidth of the Trans resistance to be improved due to the
feedback through R’. The voltage source is represented by its Norton’s equivalent current source
Is=Vs/Rs.
PROCEDURE:
INFERENCE:
Thus voltage shunt feedback amplifier is designed and studied its performance.
VIVA QUESTIONS:
1. Compare the bandwidth of feedback amplifier.
2. Give the stability of gain with feedback.
3. Which sampling and mixing network is used in Voltage shunt feed back
amplifier,
4. Calculate the input impedance for with feed back.
5. What type of feedback is used in amplifier?
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ex.No.:2.a
RC PHASE SHIFT OSCILLATOR
Date:
AIM:
To design a RC phase shift oscillator and to find the frequency of oscillation
REQUIREMENTS:
S.
REQUIREMENTS RANGE QUANT ITY
No
1 Resistors 7.5k,1.4 k 4.8K,1.2K, 19K, .5K 1each, 3
2 Power supply (0-30)V 1
3 Transistor BC107 1
4 Capacitors 1.3f , 2.1f, 1.3f, 0.01F 1,1,3
5 CRO (0-30)MHz 1
6 Bread board - 1
Design Example:
Specifications:
VCC = 12V, ICq =1mA, =100, Vceq = 5V, f=1 KHz, S=10, C=0.01 µf, hfe= 330, AV= 29
Design:
(i) To find R:
Assume f=1 KHz, C=0.01µf
f=1/2πRC
R=1/2x3.14 6 x 1x103x 0.01x10-6=6.5KΩ
Therefore R=6.5KΩ
(ii) To find RE & RC:
VCE = VCC /2 = 6V
re= 26mV / IE= 26
hie = hfe re= 330 x 26= 8580
On applying KVL to output loop,
VCC=ICRC + VCE + IERE (1)
VE = IE RE
RE = VE / IE =1.2/ 10-3 =1.2K
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
CIRCUIT DIAGRAM:
MODEL GRAPH:
TABULATION:
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
THEORY:
The low frequencies RC oscillators are more suitable. Tuned circuit is not an essential
requirement for oscillation. The essential requirement is that there must be a 180o phase shift around
the feedback network and loop gain should be greater than unity. The 180 o phase shift in feedback
signal can be achieved by suitable RC network.
PROCEDURE:
Thus the RC-phase shift oscillator is designed and constructed for the given
frequency.
Theoretical frequency :
Practical frequency :
VIVA QUESTIONS:
1. What is an oscillator?
2. What is barkhausen criterion for oscillation?
3. Which feedback is used in oscillators?
4. Give the frequency of oscillation for RC-phase shift oscillator?
5. Give the disadvantages of phase shift oscillator.
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
AIM:
To design a Wein-bridge oscillator using transistors and to find the frequency of oscillation.
EQUIREMENTS:
DESIGN EXAMPLE:
Assume f=1 KHz, C=0.1µf
f = 1/ 2πRC; R= 1/2πfC
R =1/2x3.14x1x103x0.1x103 = 1.59KΩ
To calculate R1:
R1= 10R =10x1.5 =15.9KΩ
To calculate Rf (Feedback resistor): Rf = 2R1
Rf = 2(15.9x103) =31.8KΩ ≈ 33KΩ
CIRCUIT DIAGRAM
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
MODEL GRAPH:
MODEL TABULATION:
THEORY:
Generally, in an oscillator, amplifier stage introduces 180o phase shift and feedback network
introduces additional 180o phase shift, to obtain a phase shift of 360o around a loop. Thisis a
condition for any oscillator. But Wein bridge oscillator uses a non-inverting amplifier and hence
does not provide any phase shift during amplifier stage. As total phase shift requires is 0o or 2n
radians, in Wein bridge type no phase shift is necessary through feedback. Thus, the total phase shift
around a loop is 0o. The output of the amplifier is applied between the terminals 1 and 3, which are
the input to the feedback network. While the amplifier input is supplied from the diagonal terminals
2 and 4, which is the output from the feedback network. Thus, amplifier supplied its own output
through the Wein bridge as a feedback network.
The two arms of the bridge, namely R1, C1 in series and R2, C2 in parallel are called frequency
sensitive arms. This is because the components of these two arms decide the frequency of the
oscillator. Advantage of Wein bridge oscillator is that by varying the two-capacitor values
simultaneously, by mounting them on the common shaft, different frequency ranges can be provided.
PROCEDURE:
1. Connect the circuit as per the circuit diagram.
2. Set VCC = 5V.
3. For the given supply the amplitude and time period is measured from CRO.
4. Frequency of oscillation is calculated by the formula f=1/T
5. Amplitude Vs time graph is drawn.
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
INFERENCE:
Thus the Wein – bridge oscillator is designed for the given frequency of
oscillation.
Theoretical frequency :
Practical frequency :
VIVA QUESTIONS:
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
AIM:
To design and construct a Hartley oscillator at the given operating frequency.
REQUIREMENTS:
Design Example:
Design of feed back Network:
Given L1= L2=10mH, f=20 KHz, VCC=12V, IC=3mA, S=12
f = 1/2π√(𝐿1 + 𝐿2)𝐶
C= 3.2nf
Amplifier design:
(i) Selection of RC:
Gain formula is, AV= - hfe RLeff / hie
Assume VCE=VCC/2 (Transistor active) VCE= 12/2= 6V
VE=IERE= VCC/10=1.2V; VCC=ICRC + VCE + IERE
RC= (VCC- VCE -IERE) / IC
Therefore RC = 1.6K=2 K
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
THEORY:
Hartley oscillator is very popular and is commonly used as local oscillator in radio
receivers. The collector voltage is applied to the collector through inductor L whose reactance is
high compared with X2 and may therefore be omitted from equivalent circuit, at zero frequency,
however capacitor Cb acts as an open circuit.
PROCEDURE:
1. Connect the circuit as per the circuit diagram.
2. Set VCC = 12V.
3. For the given supply the amplitude and time period is measured from CRO.
4. Frequency of oscillation is calculated by the formula f=1/T
CIRCUIT DIAGRAM:
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
MODEL GRAPH:
MODEL TABULATION:
INFERENCE:
Thus the Hartley oscillator is designed and constructed for the given frequency.
Theoretical frequency:
Practical frequency :
VIVA QUESTIONS:
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
CO=1/2x3.14x20x103x200=0.039=0.01µf
(v) Input capacitance (Ci):
XCin= RB/10=11x103/10=1.1x103
1/2πfCin=1.1x103
Cin=1/2x3.14x20x103x1.1x103=0.0101µf
(vi) By pass Capacitance (CE):
XCE=RE/10=1x103/10=100 1/2πfCE=100
CE= 1/2x3.14x20x103x100=0.079µf = 0.1µf
THEORY:
Colpitt’s oscillator is very popular and is commonly used as local oscillator in
radio receivers. The collector voltage is applied to the collector through inductor L whose reactance
is high compared with X2 and may therefore be omitted from equivalent circuit, at zero frequency;
The circuit operates as Class C. the tuned circuit determines basically the frequency of oscillation.
PROCEDURE:
1. Connect the circuit as per the circuit diagram.
2. Set VCC = 12V.
3. For the given supply the amplitude and time period is measured from CRO.
4. Frequency of oscillation is calculated by the formula f=1/T 5 .
5. Amplitude Vs time graph is drawn
CIRCUIT DIAGRAM:
MODEL GRAPH:
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
MODEL TABULATION:
INFERENCE:
Thus the Collipit’s oscillator is designed and constructed for the given
frequency.
Theoretical frequency :
Practical frequency :
VIVA QUESTIONS:
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ex. No.: 4
RC INTEGRATOR AND DIFFERENTIATOR USING OP-AMP
Date:
AIM:
To design and test the performance of integrator and differentiator circuits usingOp-amp.
REQUIREMENTS:
Equipment Quantity
S.No Name Range
List
Signal generator 1
1 CRO (0-30)MHz 1
Equipments
Dual power supply (0-30)V 1
Resistors 1 k k 1
2 Components Op-amp IC741 1
Capacitor 0.1 µF, 0.01 µF 1
Other Breadboard - 1
3 accessories Connecting wires Single strand As
required
THEORY:
Integrator:
In an integrator circuit, the output voltagE is integral of the input signal.The output voltage of an integrator
1 𝑡
is given by 𝑉𝑂 = − 𝑅 𝐶 ∫0 𝑉𝑖 𝑑𝑡. At low frequencies the gain becomes infinite, so the capacitor is fully
1 𝐹
charged and behaves like an open circuit. The gain of an integrator at low frequency can be limited by
connecting a resistor in shunt with capacitor.
One of the simplest of the operational amplifier that contains capacitor is differential amplifier.As the
sugg.ests, the circuit performs the mathematical operation of differentiation.the output is the derivative
of the given input signal voltage.The minus sign indicates a 1800 phase shift of the output waveform Vo
with respect to the input signal.
Differentiator:
In the differentiator circuit the output voltage is the differentiation of the input voltage.
𝑑𝑉
The output voltage of a differentiator is given by 𝑉0 = −𝑅𝑓 𝐶1 𝑖 .The input impedance of this circuit
𝑑𝑡
decreases with increase in frequency, thereby making the circuit sensitive to high frequency noise. At high
frequencies circuit may become unstable.
Op-amps allow us to make nearly perfect integrators such as the practical integrator the circuit
incorporates a large resistor in parallel with the feedback capacitor. This is necessary because real op-
amps have a small current flowing at their input terminals called the "bias current". This current is typically
a few nanoamps, and is neglected in many circuits where thecurrents of interest are in the microamp to
milliamp range. The feedback resistor gives a path for the bias current to flow. The effect of the resistor
on the response is negligible at all but thelowest frequencies.
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
26
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
DESIGN:
INTEGRATOR:
Given :
R1= 10 KΩ ; f= 4 kHz
Cf = 1/ (2πRf)Rf
= 10 R
= 100 KΩ
Cf = 0.039 µF=0.01 µF
DIFFERENTIATOR:
Given:
C1 = 1 µf ; f1 = 150 kHzRf
= 1/ (2πC1f1)
= 1/ (2*3.14*1*10-6*150)Rf =
1.06 KΩ
Cf = R1C1/Rf
= 1.06*10-3*0.1*10-6
10.6 * 103
Cf = 0.01 µF
Rf = 100KΩ
Circuit Diagram:
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
27
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
TABULATION:
Input Voltage(V) Output Voltage(V)
Circuit Time(s) Time(s)
Waveform waveform
Sine Cosine
Integrator
Square Triangle
Differentiator Sine Cosine
Square Spike
MODEL GRAPH:
DIFFERENTIATOR
DIFFERENIATOR:
PROCEDURE:
Integrator:
1. Connections are made as per the circuit diagram.
2. Apply the square or sine input signal at high frequency using AFO.
3. Note the corresponding output waveforms and plot the
graph.Differentiator:
1. Connections are made as per the circuit diagram.
2. Apply the square or sine input signal at low frequency using AFO.
3. Note the corresponding output waveforms and plot the graph.
EC3462_LIC_LAB_R2021 28
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
INTEGRATOR
Applications:
1.The DC voltage produced by the differentiator circuit could be used to drive a comparator which would
signalas alarm or active a control if the rate of change exceeded a pre-set level. 2.Waveform Generators
Viva questions and answers:
1. What are the limitations of the basic differentiator circuit:
At high frequency, a differentiator may become unstable and break into oscillations. The input
impedancedecreases with increase in frequency , thereby making the circuit sensitive to high
frequency noise.
2. Write down the condition for good differentiation :-
For good differentiation, the time period of the input signal must be
greater than or equal to Rf C1 ,T > R f C1 Where, Rf is the feedback resistance
3. What is an IC:
The term IC refers to complex Electronic circuits consisting of a large number of components on a
singlesubstrate.
4. What are the advantage of IC:
Cost reduction,Increased operating speed,Reduced power consumption and Improved functional
performance.
5. What are the different IC technologies:
Monolithic technology and Hybrid technology
INFERENCE:
Thus, the integrator and differentiator are constructed and output waveform observed and
EC3462_LIC_LAB_R2021 29
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ex. No.: 5
CLIPPER AND CLAMPER CIRCUITS
Date:
AIM:
To construct and design the clipper and clamper circuits using diodes.
REQUIREMENTS:
S. Equipment
Name Range Quantity
No List
Function generator (0-30)MHz 1
1 Equipments CRO (0-20)V 1
Regulated Power Supply (0-30)V 1
Diode IN4007 1
2 Components Resistor 1k 1
Capacitor 1uf 2
Other Bread board - 1
3
accessories Connecting Wires Single strand As required
DESIGN PROCEDURE:
Given f=1 kHz, T=t=1/f=1x10-3 sec=RC Assume, C=1uF
Then, R=1KΩ
POSITIVE CLIPPER
CIRCUIT DIAGRAM:
MODEL TABULATION:
Input
Output
EC3462_LIC_LAB_R2021 30
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
MODEL GRAPH:
MODEL TABULATION:
MODEL GRAPH:
EC3462_LIC_LAB_R2021 31
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
CLAMPER CIRCUIT:
Vin=5V
MODEL TABULATION:
MODEL GRAPH:
EC3462_LIC_LAB_R2021 32
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Vin=5V
MODEL TABULATION:
MODEL GRAPH
EC3462_LIC_LAB_R2021 33
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
THEORY
CLIPPER:
A Clipper is a circuit that removes either the positive or negative part of a waveform. For a positive
clipper only the negative half cycle will appear as output.
CLAMPER:
A Clamper circuit is a circuit that adds a dc voltage to the signal. A positive clamper shifts the ac
reference level upto a dc level.
WORKING:
During the positive half cycle, the diode turns on and looks like a short circuit across the output
terminals. Ideally, the output voltage is zero. But practically, the diode voltage is 0.7 V while conducting.
On the negative half cycle, the diode is open and hence the negative half cycle appear across the
output.
APPLICATION:
PROCEDURE:
1. Connect as per the circuit diagram.
2. Set the signal voltage (say 5V, 1 KHz) using signal generator.
3. Observe the output waveform using CRO.
4. Sketch the output waveform.
INFERENCE:
Thus, the output waveform for Clipper and clamper was observed and its readings are tabulated.
VIVA QUESTIONS:
34
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ex. No.: 6
INSTRUMENTATION AMPLIFIER
Date:
AIM:
To design and test the performance of instrumentation amplifier using Op-amp.
APPARATUS REQUIRED:
THEORY:
An instrumentation amplifier is the intermediate stage of a instrumentation system. The signal source of the
instrumentation amplifier is the output of the transducer. Many transducersoutput do not have the ability or
sufficient strength to drive the next following stages.
Therefore, instrumentation amplifiers are used to amplify the low-level output signal of the transducer so
that it can drive the following stages such as indicator or displays. The major requirements of a
instrumentation amplifier are precise, low-level signal amplification where low-noise, low thermal and time
drifts, high input resistance & accurate closed-loop gain, lowpower consumption, high CMRR & high slew
rate for superior performance.
35
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Circuit Diagram:
TABULATION
Freque Differential mode Commonmode CMRR
ncy Vd= Vc=
(Hz) Vd Ad= Vd Ad= Vc Ac= Vc / Ac= Ad / Ac 20 log
/Vin 20 log Vd / Vin 20 log Vc / Ad /
Vin Vin Ac
(in dB) (in dB) (in dB)
36
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
GRAPH
PROCEDURE:
1. Select the entire resistor with same value of resistance R. Let R be the gain varying resistorwith different
values of resistance for simplicity let R, be a constant value.
2. Connect the circuit as shown in the circuit diagram.
3. Give the input V1 & v2 to the non-inverting terminals of first & second op- amprespectively.
4. By varying the value of RG, measure the output voltage for common mode and differentialmode
operation. Since R is selected as constant value, provide different input value of V1 & V2.
5. Calculate the differential mode gain A calculate the CMRR
RESULT:
Thus the instrumentation amplifier was designed and tested and the outputs were plotted successfully.
37
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ex. No.: 7
LOW PASS, HIGH PASS AND BAND PASS FILTERS
Date:
AIM:
To design and obtain the frequency response of First order Low Pass Filter(LPF)
First order High Pass Filter (HPF) Band pass filter
APPARATUS REQUIRED:
THEORY:
a) LPF:
A LPF allows frequencies from 0 to higher cut of frequency, fH. At fH the gain is 0.707 Amax, and after
fH gain decreases at a constant rate with an increase in frequency. The gain decreases 20dB each time the
frequency is increased by 10. Hence the rate at which the gain rolls off after fH is 20dB/decade or 6 dB/
octave, where octave signifies a two fold increase in frequency. The frequency f=fH is called the cut off
frequency because the gain of the filter at this frequency is down by 3 dB from 0 Hz. Otherequivalent
terms for cut-off frequency are 3dB frequency, break frequency, or corner frequency.
b) HPF:
The frequency at which the magnitude of the gain is 0.707 times the maximumvalue of gain is
called low cut off frequency. Obviously, all frequencies higher than fL are pass band frequencies with
the highest frequency determined by the closed –loop band width all of the op- amp.
c) BAND PASS FILTER:
A band pass filter has a pass band between two cutoff frequencies fH and fL such that fH > fL. Any
input frequency outside this pass band is attenuated. There are two types of band-pass filters. Wide
band pass and Narrow band pass filters. We can define a filter as wide band pass if its quality factor Q
<10. If Q>10, then we call the filter a narrow band pass filter. A wide band pass filter can be formed
by simply cascading high-pass and low-pass sections. The order of band pass filter depends on the
order of high pass and low pass sections.
38
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
DESIGN:
PROCEDURE:
• First Order LPF & HPF
• Connections are made as per the circuit diagram
• Apply sinusoidal wave of constant amplitude as the input such that op-amp does notgo into
saturation.
• Vary the input frequency and note down the output amplitude at each step as shown inTable Plot the
frequency response
• Band pass filter:
• Connect the circuit as per the circuit diagram shown in Fig
• Apply sinusoidal wave of 0.5V amplitude as input such that opamp does not go intosaturation
(depending on gain). Vary the input frequency from 100 Hz to 100 KHz and note down the output amplitude
at eachstep as shown in Table.
• Plot the frequency response
39
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
CIRCUIT DIAGRAM:
40
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
41
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
TABULATION
a. LPF b) HPF
Input voltage Vin = V
Frequency O/P Gain Gain
Frequency O/P Voltage Gain
Voltage Vo/V i in dB
Voltage(V) Gain indB Vo(V)
Vo/Vi
d) BPF
42
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Viva questions and answers:
RESULT:
Thus, the active LPF, HPF, BPF were designed and tested and the outputs were plottedsuccessfully.
43
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
44
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
CIRCUIT DIAGRAM:
Design Procedure:
If 𝐶 = 0.01𝜇𝐹 and the frequency of input trigger signal is 2KHz, output pulse width of 555 in
Monostable mode is given by
1.1𝑅𝐴 𝐶 = 1.2𝑇 = 1.2/𝑓
1.2
𝑅𝐴 = = 54.5𝐾Ω
1.1𝐶𝑓
𝑓𝐼𝑁 = 𝑓𝑂𝑈𝑇 /𝑁
Under locked conditions,
𝑓𝑂𝑈𝑇 = 𝑁𝑓𝐼𝑁 = 2𝑓𝐼𝑁 = 4𝐾𝐻𝑧
Theory:
The frequency divider is inserted between the VCO and the phase comparator of PLL. Since the output of
the divider is locked to the input frequency 𝑓𝐼𝑁 , the VCO is actually running at a multiple of the input
frequency. The desired amount of multiplication can be obtained by selecting proper divide-by-N network,
where N is an integer. To obtain the output frequency 𝑓𝑂𝑈𝑇 = 2𝑓𝐼𝑁 , 𝑁 = 2 is chosen. One must determine
the input frequency range and then adjust the free running frequency 𝑓𝑂𝑈𝑇 of the VCO by means of R1 and
C1 so that the output frequency of the divider is midway within the predetermined input frequency range.
The output of the VCO now should be 2𝑓𝐼𝑁 . The output of the VCO should be adjusted by varying
potentiometer R1. A small capacitor is connected between pin7 and pin8 to eliminate possible oscillations.
Also, capacitor C2 should be large enough to stabilize the VCO frequency.
45
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
46
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
PROCEDURE:
Voltage controlled oscillator is a free running multivibrator operating at a set frequency called the free
running frequency. This frequency can be shifted to either side by applying a dc control voltage and the
frequency deviation is proportional to the dc control voltage.
RESULT:
Thus, the PLL Characteristics are designed and tested and Frequency multiplier using IC
565 is constructed and tested.
47
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ex. No.: 09
R-2R LADDER TYPE D- A CONVERTER USING OP-AMP.
Date:
Aim:
To design R-2R Ladder Type D- A Converter using Op-amp and observe the output.
Apparatus required:
4. DC power supply
5. Multimeter
Theory:
A digital-to-analog converter (DAC, D/A, D2A or D-to-A) is a circuit that converts digital data(usually binary)
into an analog signal (current or voltage). One important specification of a DAC is its resolution. It can be
defined by the numbers of bits or its step size. Wide range of resistors used Weighted Resistor type DAC. This
can be avoided by using R-2R ladder type DAC where only two values of resistors are required.
DAC
48
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
To design 3 bit R-2R Digital to Analog converter to convert analog voltage of binary bit 100.
Theoretical Calculation:
49
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Tabul
ation:
Vref = -5V
d1 d2 d3 Theoretical V0 Practical V0
0 0 0
0 0 1
0 1 1 -2.4
0 1 1
1 0 0
1 0 1
1 1 0 -1.89
1 1 1
Procedure:
Result:
Thus R-2R Ladder Digital to Analog Converter circuit is designed and output is verified
EC3462_LIC_LAB_R2021 50
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
EC3462_LIC_LAB_R2021 51
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ex. No.: 10
TUNED COLLECTOR OSCILLATOR
Date:
AIM:
To simulate a tuned collector oscillator using PSPICE.
REQUIREMENTS:
1. PC
2. PSPICE software
EC3462_LIC_LAB_R2021 52
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
THEORY:
Tuned collector oscillation is a type of transistor LC oscillator where the tuned circuit (tank)
consists of a transformer and a capacitor is connected in the collector circuit of the transistor. Tuned
collector oscillator is of course the simplest and the basic type of LC oscillators. The tuned circuit
connected at the collector circuit behaves like a purely resistive load at resonance and determines the
oscillator frequency. The common applications of tuned collector oscillator are RF oscillator circuits,
mixers, frequency demodulators, signal generators etc.,
PROCEDURE:
1. Double click the PSPICE software icon the following screen will appear.
2. Schematic window will open and draw the given circuit by choosing the components from place
part.
3. Finish the circuit and save it.
4. Create new simulation profile and give simulation file name as tuned oscillator.sch
5. In simulation settings window set transient time initial value as 1ms and final value as 10ms and the
input voltage as AC=0.5V, DC=0V and offset voltage as 0V and appropriate amplitude and
frequency value.
6. Set the probe at the output and click Run.
EC3462_LIC_LAB_R2021 53
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
CIRCUIT DIAGRAM:
OUTPUT WAVEFORM:
INFERENCE:
Thus the tuned collector oscillator is simulated using PSpice.
VIVA QUESTIONS:
1. What is PSpice?
2. What is the use of Pspice?
3. What are the different types of analysis done using Spice?
4. List the limitation of Pspice
5. What are the different output commands?
EC3462_LIC_LAB_R2021 54
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ex. No.: 11
TWIN-T OSCILLATOR
Date:
AIM:
To simulate Twin-T Oscillator Circuit by using PSPICE.
REQUIREMENTS:
1. PC
2. PSPICE software
PROCEDURE:
1. Click on the start menu and select the pspice simulation software
2. Select the parts required for the circuit from the parts menu and place them in the work space
3. Connect the parts using wires
4. Save the file and select the appropriate analysis
5. Simulate the circuit and observe the corresponding output waveforms
EC3462_LIC_LAB_R2021 55
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
CIRCUIT DIAGRAM:
MODEL GRAPH:
INFERENCE:
Thus the Wein Bridge Oscillator is simulated using Pspice.
EC3462_LIC_LAB_R2021 56
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ex. No.: 12
Date: DOUBLE AND STAGGERED TUNED AMPLIFIER
AIM:
To simulate double and staggered tuned amplifiers.
REQUIREMENTS:
1. PC
2. PSPICE software
THEORY:
A double-tuned amplifier is a tuned amplifier with transformer coupling between the amplifier
stages in which the inductances of both the primary and secondary windings are tuned separately with
a capacitor across each. The scheme results in a wider bandwidth than a single tuned circuit would
achieve. There is a critical value of transformer coupling coefficient at which the frequency response
of the amplifier is maximally flat in the pass band and the gain is maximum at the resonant
frequency. Designs frequently use a coupling greater than this (over- coupling) in order to achieve an
even wider bandwidth at the expense of a small loss of gain in the centre of the pass band. Staggered
tuning is a technique used in the design of multi-stage tuned amplifiers whereby each stage is tuned
to a slightly different frequency. In comparison to synchronous tuning (where each stage is tuned
identically) it produces a wider bandwidth at the expense of reduced gain.
It also produces a sharper transition from the passband to the stopband. Both staggered tuning
and synchronous tuning circuits are easier to tune and manufacture than many other filter types. The
function of stagger-tuned circuits can be expressed as a rational function and hence they can be
designed to any of the major filter responses such as Butterworth and Chebyshev. The poles of the
circuit are easy to manipulate to achieve the desired response because of the amplifier buffering
between stages.
PROCEDURE:
1. Click on the start menu and select the pspice simulation software
2. Select the parts required for the circuit from the parts menu and place them in
the work space
3. Connect the parts using wires
4. Save the file and select the appropriate analysis
5. Simulate the circuit and observe the corresponding output waveforms
EC3462_LIC_LAB_R2021 57
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
CIRCUIT DIAGRAM:
DOUBLE TUNNED AMPLIFIER
MODEL GRAPH:
EC3462_LIC_LAB_R2021 58
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
OUTPUT WAVEFORM:
INFERENCE:
Thus the double and staggered tuned amplifier is simulated.
EC3462_LIC_LAB_R2021 59
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ex. No.: 13
BI-STABLE MULTIVIBRATOR
Date:
AIM:
To simulate an Bi-stable multi-vibrator using PSPICE.
REQUIREMENTS:
1. PC
2. PSPICE software
THEORY:
Bi- stable multivibrator contains two stable states and no quasi states. It requires two clock
or trigger pulses to change the states. It is also called as flip flop, scale of two toggle circuit, trigger
circuit. It is used in digital operations like counting, storing data’s in flip flops and production of
square waveforms.
PROCEDURE:
1. Click on the start menu and select the pspice simulation software
2. Select the parts required for the circuit from the parts menu and place them in
the work space
3. Connect the parts using wires
4. Save the file and select the appropriate analysis
5. Simulate the circuit and observe the corresponding output waveforms
CIRCUIT DIAGRAM:
EC3462_LIC_LAB_R2021 60
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
MODEL GRAPH:
INFERENCE:
Thus the Bi-stable multi-vibrator is simulated using PSpice.
VIVA QUESTIONS:
EC3462_LIC_LAB_R2021 61
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
AIM:
To simulate Schmitt Trigger circuit with Predictable hysteresis.
REQUIREMENTS:
1. PC
2. PSPICE software
THEORY:
Schmitt trigger devices are typically used in signal conditioning applications to remove noise
from signals used in digital circuits, particularly mechanical switch bounce. They are also used in
closed loop negative feedback configurations to implement relaxation oscillators, used in function
generators and switching power supplies.
PROCEDURE:
1. Click on the start menu and select the pspice simulation software
2. Select the parts required for the circuit from the parts menu and place them in
the work space
3. Connect the parts using wires
4. Save the file and select the appropriate analysis
5. Simulate the circuit and observe the corresponding output waveforms
EC3462_LIC_LAB_R2021 62
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
CIRCUIT DIAGRAM:
MODEL GRAPH:
INFERENCE:
Thus the Schmitt trigger is simulated using PSpice.
EC3462_LIC_LAB_R2021 63
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ex. No.: 15
ANALYSIS OF POWER AMPLIFIER
Date:
AIM:
To design and test the performance of power amplifier.
REQUIREMENTS:
DESIGN EXAMPLE:
Given specifications:
VCC= 12V; hfe = 200; f=1 KHz; I c = 2mA; Vce (sat) = 0.2v; VBB= - 2V,
(i) To calculate RC:
RC =VCC - Vce (sat) / IC
RC = 12 – 0.2 / 2x10-3=5.9KΩ
(ii) To calculate R:
IB2(min)=IC2 / hfe= 2x10-3 / 200 = 10µ A Select IB2 > IB1(min) (say 25µ A)
EC3462_LIC_LAB_R2021 64
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
THEORY:
An electronic amplifier is used for increasing the power of a signal. It does this by taking
energy from a power supply and controlling the output to match the input signal shape but with a
larger amplitude. In this sense, an amplifier may be considered as modulating the output of the power
supply.
PROCEDURE:
CIRCUIT DIAGRAM:
MODEL GRAPH:
EC3462_LIC_LAB_R2021 65
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
TABULATION:
TON TOFF
INFERENCE:
Thus the Power amplifier is designed and the performance is tested.
Theoretical period :
Practical period :
VIVA QUESTIONS:
EC3462_LIC_LAB_R2021 66
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
EC3462-Linear Integrated Circuits Laboratory Dept of Electronics and Communication Engg
Ex. No.: 16
VOLTAGE AND CURRENT TIME BASE CIRCUITS
Date:
AIM:
To simulate voltage and current time base circuits by using PSPICE.
REQUIREMENTS:
1. PC
2. PSPICE software
THEORY:
Time bases are used by radar systems to determine range to a target, by comparing the current
location along the time base to the time of arrival of radio echoes. Analog television systems using
CRTs had two time bases, one for deflecting the beam horizontally in a rapid movement, and another
pulling it down the screen 60 times per second. Oscilloscopes often have several time bases, but these
may be more flexible function generators able to produce many waveforms as well as a simple time
base.
PROCEDURE:
1. Click on the start menu and select the pspice simulation software
2. Select the parts required for the circuit from the parts menu and place them in the work
space
3. Connect the parts using wires
4. Save the file and select the appropriate analysis
5. Simulate the circuit and observe the corresponding output waveforms
CIRCUIT DIAGRAM:
EC3462_LIC_LAB_R2021 67
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
www.BrainKart.com
4931_Grace College of Engineering, Thoothukudi
MODEL GRAPH:
INFERENCE:
Thus the Voltage and Current time base circuits are
simulated using Pspice.
EC3462_LIC_LAB_R2021
https://play.google.com/store/apps/details?id=info.therithal.brainkart.annauniversitynotes
Click on Subject/Paper under Semester to enter.
Random Process and Electromagnetic
Professional English Linear Algebra -
Professional English - - II - HS3252 Fields - EC3452
MA3355
I - HS3152
C Programming and Networks and
Statistics and
Data Structures - Security - EC3401
Matrices and Calculus Numerical Methods -
CS3353
- MA3151 MA3251
1st Semester
3rd Semester
Linear Integrated
4th Semester
2nd Semester
Wireless
Communication -
EC3501 Embedded Systems
and IOT Design -
ET3491
VLSI and Chip Design
5th Semester
8th Semester
6th Semester