Flexible AC Transmission Systems

(FACTS Devices)

Dr S. P. Gawande
Associate Editor IEEE Access, MIEEE, LMISTE, LMIE(I)
[email protected]

Department of Electrical Engineering YCCE, Nagpur 10-July-2020

Unit- II - Mid Point (Shunt) Compensation

Vs1 Vr 2  Vr0 The Power Transfer from sending end to Mid-point
XL
1 VSVm 2V V
2
Psec1  sin VSVm  S m sin VSVm
X /2 X
I 2V V
Pmax sec1  S m
X
Vs1 Vr  2 2V2
XL/2 XL/2 Pmax sec1  (VS  Vm )
Vm X

The Power Transfer from Mid-point to receiving end

Iline = I1
I inj VV 2V V
Psec 1 Psec 2 Psec 2  m r sin VmVr  m r sin VmVr
X /2 X
Section 1 Section 2
2V V
Pmax sec1  m r
X
2V2
Psec1  Psec 2 Pmax sec 2  (Vm  Vr )
X

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 27-July-2020

2
Without Compensation (Un-compensation)

Vs1 Vr 2  Vr0

XL
1 2
From the phasor diagram
in case of uncompensated system
I

IXL 
IXL/2 IXL/2
Vm  VS cos
2
Vs Vm VR

where V S
 
 Vm and Vr  Vm 
δ
δ/2 δ/2

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 27-July-2020

3
 With Mid-point Shunt Compensation
Vs1 Vr  2 Sending end current
4VS sin 
XL/2 XL/2
Vm
IS  4
Iline = I1
X
I inj Receiving end current
Vm
4Vr sin 
L/
2 IrX Ir  4
I s X L /2
X
4 I XL IrX
L/
IsX L /4 Shunt compensator Injected current
Vs VR
 I q  2 I S sin   2 I r sin 
4
Iq 4 4
Is Ir  4VS sin    4Vr sin  
I q  2 4  sin   2 4  sin 
δ

δ/2 δ/2  X  4  X  4
   
V  Vm and 
 
I q  S sin 2   r sin 2 
8V 8V
 
S

V r
 Vm  X 4 X 4

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 27-July-2020

4
Mid-point Shunt Compensation

Vs1 XL/2
Vr  2
XL/2
Vm Irm
XL /
Vm 2
4
Iline = I1 X L/ Vsm
I sm
I inj I XL

VsCo
Vs VR

s
Vs1 Vr  2

/4
Iq
XL/4 XL/4 XL/4 XL/4 Ism Irm
δ/4
δ
Is1 Is2 Is3 Is4
δ/2
Iq Iq Iq

 / 4)
S in(
Vs

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 29-July-2020

5
Mid-point Shunt Compensation
Vs1 XL/2
Vr  2
XL/2
Vm
Vm Irm
XL /
2
4
Iline = I1 X L/ Vsm Irm
I inj I sm XL /
I XL 4

VsCo
Vs VR

s / 4
P  Vsm * I sm  Vs * I sm * cos Vs I sm Iq
Ism Irm

  4VS sin 4  δ/4
 VS cos * δ/4 δ
4  X 
  δ/2


sin
4Vs 2
  4Vs 2
2
 sin cos   / 4)
X 4 4 X 2 S in(
Vs

2Vs 2  2V 2   / 2  90 0 
P sin Pmax   
0 
X 2 X   180 

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 29-July-2020

6
Mid-point Shunt Compensation
Vs1 XL/2
Vr  2
XL/2
Vm

Vm Irm
Iline = I1 XL /
2
I inj 4
X L/ Vsm
I sm Irm
XL /
I XL 4
Q  Vs * I sm * sin Vs I sm

VsCo
Vs VR

  4VS sin 4 

s / 4
 VS sin * Iq
4   Ism Irm
X
  δ/4
δ/4 δ
 

4Vs 2    4Vs 2  
21 cos 2
δ/2
  sin    4 
X  4 X  2 

 
/ 4)
2Vs 2   Sin
(
Q   1  cos  Vs
X  2
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 29-July-2020

7
P-δ and Q- δ Curve for Mid-point Shunt Compensation
P,Q
Vs1 XL/2
Vr  2
XL/2
Vm QP

QS Qr 4VsVr
Qp  1  Cos / 2 
XL
Qp

Q p  QS  Qr 2Pmax 2V S V r 
P sin
2VS    2V  
2 2
XL 2
 1  cos   r 1  cos  Pmax 
VsVr
XL  2  XL  2 XL

4V 2   Puncomp
VSVR
Qp  1  cos  P sin 
XL  2 X

V S
 Vr  V     900   1800
Load Angle, δ (Degree)

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 29-July-2020

8
Static VAR Compensator (SVC)
IEEE CIGRE Definition :

• Static VAR compensators are static VAR generators whose

output is varied so as to maintain or control specific
parameters (voltage, frequency) of the electric power
system.

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 5-August-2020

9
Static VAR Compensator (SVC)

Different Types of SVCs

• Thyristor controller reactor (TCR)

• Thyristor switched capacitor (TSC)
• Fixed capacitor-Thyristor Controlled Reactor (FC-TCR)
• Thyristor Switched capacitor-Thyristor Controlled Reactor
(TSC-TCR)

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 5-August-2020

10
 Thyristor Controlled Reactor (TCR)
Vs
TCR Consist of
XTCR
iL(α)
• Fixed reactor of inductance L and a
SW
bidirectional thyristor valve (switch)
T2
T1 • Practically many thyristors are connected
in series
• A thyristor valve can be automatically
brought into conduction by simultaneous
Vs (rms ) application of gate pulses
iL (rms ) 
XL

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 5-August-2020

11
How to achieve continuously variable Inductor
Vs
VS iL Vmcos(wt)

XL iL
0 wt

Vs
VS Vmcos(wt)
iL
XL iL

Diode 0 wt

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 5-August-2020

12
How to achieve continuously variable Inductor
Vs
VS iL(t) Vmcos(wt)
XL iL(t)

0 wt
α α

VS iL(α) Vmcos(wt)
XTCR
iL(α)
SW
T1 T2 0 α wt
α α α

Department of Electrical Engineering YCCE, Nagpur 5-August-2020

13
 TCR – Contd… (TCR operation)

Vs VS α
iL(α = 0)

iL(α)
XTCR
iL(α) wt
wt
SW
T1 T2  iL(α)
α VS iL(α = 0)

When T1 is ON T2 is OFF When T2 is ON T1 is OFF

Conduction Angle      2

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 5-August-2020

14
TCR – Contd…(Contineously controlled)
VS iL(α)
Vmcos(wt)

Vs
0 wt

XTCR
iL(α) α=0 α = α2
α = α1 α = α3
SW
VS iL(α)
T1 T2 Vmcos(wt) iLf (α)

0 wt

α=0 α = α2
α = α1 α = α3

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 5-August-2020

15
 TCR – Contd… Expression for TCR current :
Vs From the TCR structure, the voltage across the
inductor when thyristor is ON, will is
XTCR
diL
iL(α) L  VS (t )
dt
SW
1 t 1 wt
T1 T2 iL (t )   VS (t ).dt   Vm cos(t ).dt
L L
iL (t ) 
Vm
sin t  sin    Vm sin t  Vm sin 
L L L
The RMS value of TCR current is
VS iL(α) 1/ 2
Vmcos(wt) iLf (α)
1 T 2 
iL (t ) rms   0 iL (t ).dt 
T 
0 wt
The fundamental component of TCR current is

α=0 α = α2
Vrms  2 sin 2 
α = α1 α = α3
I Lf ( )  1 
L    

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 5-August-2020

16
 TCR – Contd… Variation of TCR current with α
iLf (α)
The fundamental component of TCR current is
1 pu sin 2
1 Vrms  2 sin 2 
 I Lf ( )  1 
L    
2 Vrms
1
0.5 pu  I Lf ( )  KF ( )
iL(α)
L
Where 2 sin 2
KF ( )  1  
 
0 900
α is always measured in radians
α (Degree)

α 0 10 20 30 40 50 60 70 80 90
KF(α) 1 0.780 0.573 0.391 0.242 0.1309 0.057 0.01 0.0022 0
7

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 5-August-2020

17
 TCR – Contd… V-I Characteristics of TCR
α = 900
α = 600 α =300 The fundamental component of TCR current is
VS α=0
Vrms  2 sin 2 
I Lf ( )  1 
L    
I Lf ( ) 1  2 sin 2  1
BLmax  1   
Vrms L     X L ( )
1
0 iL(α) I Lf ( )  Vrms  BL ( ).Vrms
X L ( )
1  2 sin 2  1  2 sin 2 
1      KF ( )  1   
iL(α) = Vs/XL(α) L     X L ( )    

XL
X L ( ) 
KF ( )
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 5-August-2020

18
TCR – Modes of Operation
XTCR 1. Blocking Mode : Thyristors are not conducting ( when α =
iL(α)
900), No reactive power will be drawn

T1 T2
α = 900

XTCR
iL(α) 2. Fully conduction Mode : Thyristors are fully
conducting (when α = 00), Maximum reactive power
will be drawn
T1 T2
α=0

XTCR
iL(α)

3. Vernier Mode : Thyristors are continuously

T1 T2 controlled by varying firing angle from 0 - 900 reactive
α = 0 - 900
power will be drawn will be variable.

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 10-July-2020

19
 TCR – Contd… V-Q characteristics
VS

The reactive power absorbed by the TCR is given as

XL(α)
iLf (α)

QTCR ( )  Vrms .I Lf ( )
T1 T2
OR
Vrms V 2 rms
VS QTCR ( )  Vrms . 
α>0 X L ( ) X L ( )
α=0
VS1 OR
QTCR ( )  I Lf ( ). X L ( ).I Lf ( )  I 2 Lf ( ). X L ( )

0 Q
TCR QTCR QTCR
(α > 0)(α = 0)
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 5-August-2020

20
TCR – Contd… V-Q characteristics
VS VS iL(α)
Vmcos(wt) iLf (α)
XL(α)
iLf (α)

0 wt
T1 T2

α=0 α = α2
α = α1 α = α3

The amplitude of harmonic currents in TCR is given by

VS 4  sin  cosn   n cos  sin( n ) 

I Ln ( )   
L   n(n  1)
2


Where, n = 2k+1, k = 1, 2, 3, ----- (indicating only ODD Harmonics)

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 12-August-2020

21
 TCR – Contd… Harmonics Mitigation Methods

Methods of Mitigating Harmonics in TCR current

1. In three-phase TCR, using three single phase TCR with Delta

connection
2. Connecting ‘m’ number of TCRs in parallel
3. Employing 12-pulse TCR arrangement
4. Operating three or more delta connected TCRs with appropriate
phase shifted voltages
5. Using harmonic filters (passive filters)

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 12-August-2020

22
 TCR – Contd… Harmonics Mitigation Methods
In three-phase TCR, using three single phase
TCR with Delta connection
VS
iLf(α)

iLf(α)
1. In three phase TCR, three single
phase TCRs are used and
connected in Delta.
2. This cancel the zero sequence
harmonics (like 3rd, 9th, …..)

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 14-August-2020

23
 TCR – Contd… Harmonics Mitigation Methods
Connecting TCRs in Parallel

1. Using ‘ m’ TCRs in parallel with

rating of each TCR as ‘1/m’
XTCR1 XTCR2 XTCR3 XTCR3
iL1(α) iL2(α) iL3(α) iL4(α) 2. TCRs are sequentially controlled by
operating only one of the TCR in
SW1 SW2 SW3 SW4
vernier mode (delay angle control)
and remaining (m - 1) TCRs are
either blocked or in fully
conduction mode.
3. In this way harmonics of every
amplitude is reduced by factor ‘m’
w.r.t. the maximum rated
fundamental current.

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 14-August-2020

24
 TCR – Contd… Harmonics Mitigation Methods
Employing 12-pulse TCR arrangement
iL31(α)

1. Two identical 3-phase delta

connected TCRs are used.
iL12(α)
2. One of the TCR operates from star
I1 connected winding and other TCR
V1
from Delta connected windings of
iL23(α) secondary of coupling transformer
(phase shifting transformer can
V2
I2 iL31(α) also be used).
V3
I3 3. Due to 300 phase shift between
rated voltages of two transformer
iL12(α) windings, 5th , 7th, 17th, 19th,
harmonics are cancel.

6 (2k-1)-1 and 6 (2k-1)+1, where k = 1,2, 3..

iL23(α)

Department of Electrical Engineering YCCE, Nagpur 14-August-2020

25
TCR – Contd… Harmonics Mitigation Methods
Using Passive Filters Tuned to Dominant Lower order
harmonics
VS
1. By using Passive filters to cancel out the
dominant lower order harmonics as well as
higher order harmonics
XL(α) 2. Normally passive filters are LC or LCR
iL(α)
based filters
Passive 3. They are tuned to dominant harmonics such
Filter
as 5th , 7th harmonics.
T1 T2 4. The harmonics such as 11th , 13th and higher
order are cancelled using additional high
pass filter .

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 14-August-2020

26
FC-TCR – Fixed Capacitor-Thyristor Controlled Reactor

VS
It consist of Fixed Capacitor (substituted
ISVC fully or partially) in shunt with the TCR
(controlled by delay angle α )
XL(α) In Case of FC-TCR
Ic iL(α)
C I SVC  I C  I Lf ( )
VS
I SVC  I C  I Lf ( )

QSVC  VS * I SVC

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

27
 FC-TCR- VAR demand Versus VAR output characteristics
VS
Q
ISVC
Qsvc
QL  VS * I Lf ( )
QC XL(α) QL
Ic iL(α)
C
VS

Qc demand QL demand

QSVC  QL  QC
In FC-TCR, the constant capacitive VAR
generation (QC) of the fixed capacitor is QC  VS * I C
opposed by the variable VAR absorption
(QL) of the TCR, to yield the total required
VAR output (Q) QSVC  QL  QC

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

28
FC-TCR- V-I characteristics
VS
α = 900
α = 600 α =300
ISVC VS α=0
Qsvc

QC XL(α) QL
Ic iL(α)
C
VS BC BLmax

Ic Ic max 0 ILmax IL

In FC-TCR, the capacitive region is fixed depending on the

value of fixed capacitor, while the inductive region is variable
between 0 – ILmax depending on the variation in firing angle
from 0 - 900

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

29
FC-TCR- Functional Control Scheme

VS
VS
ISVC (QSVC)
Synchronous Timing
Circuit- Phase Locked
XL(α) loop (PLL)
Ic iLf (α)
Ic
C
VS Firing Pulse Current (Admittance) to
Generator Delay Angle Converter Q SVC
ILf (α) = K F(α)
iLf (α) I Qref 
VS
TCR

Thyristor Firing Delay Control

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

30
 FC-TCR- Functional Control Scheme
(Associated Waveforms)
VS
System Voltage
VS
VS
ISVC (QSVC) PT
Synchronous Timing
Circuit- Phase Locked
XL(α) loop (PLL)
Timing Pulse
iLf (α)
Ic Ic (output of
C
VS Firing Pulse Current (Admittance) to PLL)
Generator Delay Angle Converter QSVC
ILf (α) = K F(α)
iLf (α) I Qref 
VS
TCR  2 2 
F ( )  1   sin 
Thyristor Firing Delay Control
   
α1 α2 α3 α4
Firing Pulses for
Thyristors

iLf (α)

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

31
TSC (Thyristor Switched Capacitor)

• A single phase Thyristor Switched Capacitor

VS
(TSC) is shown.
• It consist of a capacitor (C), a bidirectional
C thyristor valve and a small surge current
limiting reactor (L)
• The current limiting reactor is required to
limit the surge current in the thyristor valve
under abnormal operating conditions.
• Abnormal operating condition – Capacitor
L switching at wring instants (i.e. transient free
switching conditions are not satisfied)
• Limiting reactor is also used to avoid the
resonance with AC system impedance at
particular frequencies.

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

32
TSC (Thyristor Switched Capacitor)

From the configuration, we have

i
VS VS  VC  Vsw  VL
Vc VS  VC  Vsw (VL is very small )
C
Under steady state condition, the current in the
TSC branch is
n2
VS VSW i (t )  VS 2 c. cos(t )
n 1
Where, 1 XC
L n 
VL  LC
2
XL
The voltage across capacitor is
n2
Vc  VS 2
n 1
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

33
TSC – Ideal conditions for Switching (for switch)

Ideal Conditions to switch in or switch out switch)

for transient free switching

The switch can be ideally switch OUT (OFF) ,

Whenever the current through the switch is zero
Switch

The switch can be ideally switch IN (ON) ,

Whenever the voltage across the switch is zero

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

34
TSC – Transient free switching of TSC

Transient free switching operation of TSC

Vs
i
i
VS VL

Vc 0
C wt
Vc

VS VSW

Vsw
L VL

TSC “on” TSC “off ”

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

35
TSC – Conditions for Transient free switching of TSC

Conditions for Transient free switching operation

of TSC Vs
Vc
1. If the residual capacitor voltage is lower
VS
than the peak AC voltage (VC < VS), then the
correct instant of switching is when the 0
C instantaneous AC voltage becomes equal to
the capacitor voltage Instant of
Switching

Vc
L
Vs
2. If the residual capacitor voltage is equal to
or higher than the peak AC system voltage
(VC > VS), then the correct instant of
switching is at the peak of the AC system 0
voltage at which the thyristor valve voltage is
minimum.
Instant of
Switching

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

36
TSC – V – I Characteristics

i
VS VS
Vc Vc max
C

VS VSW BC

L VL
Ic Ic max 0

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

37
TSC-TCR (Thyristor Switched Capacitor-Thyristor Controlled
Reactor)
• A single phase Thyristor Switched Capacitor-
VS Thyristor controlled Reactor (TSC-TCR) is
shown.
ISVC
• It is primarily designed for dynamic
compensation of power transmission system
Ic XL(α) with intention of minimizing standby losses
C iLf (α) and providing increased operating flexibility.
• For a given capacitive output range, TSC-
VS TCR basically consist of ‘ n’ TSC branches
and one TCR.
• The number of TSC branches used depends
on the operating voltage level, maximum
VAR output, current rating of thyristor valves,
installation cost , etc.
• The inductive range can also be expanded to
any maximum value by increasing number of
TCR branches.
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

38
TSC-TCR –V-I Characteristics of TSC-TCR

VS
α = 900
ISVC α = 600 α =300
VS α=0

Ic XL(α)
C iLf (α)
BC
VS
BC max = 2BC BLmax

Ic Ic max 0 ILmax IL

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

39
 TSC-TCR - VAR demand Vs VAR output Characteristics

VS

QTSC ISVC QSVC

QTCR Q
QL
Ic1 Ic2 Ic3 XL(α)
C C C iLf (α)

VS

QC demand Qc QL demand

Q
C1 in

Q SVC   QTSC   QTCR C2 in

C3 in

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 15-August-2020

40
 TSC-TCR - Functional Control Scheme
VS
A functional control scheme for TSC-TCR is
ISVC
shown.
Ic XL(α) • Determine the number of TSC branches
C iLf (α)
needed to be switched in to approximate
the required capacitive output current and
compute amplitude of inductive current
TSC TCR
needed to cancel the surplus capacitive
current.
• Control the switching of the TSC branches
TSC On/off control TCR firing delay angle with “Transient free” switching operation.
(Transient free switching
conditions detection)
control
ILf (α) = K F(α)
• Vary the current in the TCR by firing
delay angle control.
IC ILf (α) VS
Synchronous Timing
Required Capacitor and Reactor Current Circuit- Phase Locked
Computation loop (PLL)
Ic

Current (Admittance) to
IQ ref Firing Pulse
Delay Angle Converter
Generator Q SVC
ILf (α) = K F(α)
iLf (α) I Qref 
VS

Thyristor Firing Delay Control

Department of Electrical Engineering YCCE, Nagpur 15-August-2020

41
 V-I Characteristics of Static VAR Compensator (SVC)
Consider a transmission line as shown
VTh VT
X1 X1
X1 * X 2
X TH 
I1 Isvc
X1  X 2
VTH

Vsvc SVC Xsvc
I SVC
X TH  X SVC
Thevinin’s
Equivalent
VSVC  I SVC * X SVC
ZTH = XTH Thus using Thevenins Equivalent, Terminal
VT
Voltage is given as
Isvc
VTh I1 Vsvc Xsvc
X SVC
VT  VSVC  VTH
X TH  X SVC

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 21-August-2020

42
 V-I Characteristics of Static VAR Compensator (SVC)
With
Compensation
Load Line 3 VT VL max
The Regulation slope is given by
Load Line 1
VT = Vref 

Load Line 2
Without Vref *  Vref  k .I SVC
Compensation
Vc max

VC max VL max

BC K 
I C max I L max

IC max 0 IL max
IC
IC IL

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 21-August-2020

43
Switching converter type VAR generator
• The use of power converters to achieve controllable reactive power is
disclosed by Gyugui in 1976.
• The possibility of generating controllable reactive power directly
without use of AC capacitor or reactors can be done with the help of
switching power converters. (either DC-AC or AC-AC converters)
• These converters can be either voltage source converters or current
source converters.
• They can produce reactive power without use of energy storage
systems by circulating the AC current among the phases of the AC
system.
• They operate similar to the synchronous machine whose output power
varies by excitation control.
• They can also exchange active power if supplied from the suitable
energy storage system.
• Due to similarity , they are termed as Static Synchronous Generators
(SSG)
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 22-August-2020

44
Power Converters (VSC Vs CSC)
LS
Active Power OR Active Power
Vdc
DC Power Reactive Power DC Power OR Reactive Power

Voltage Source Converter Current Source Converter

• The current source converters (CSC) requires power semiconductor switches with
bidirectional voltage blocking capability.
The GTO or IGBTs can not block the reverse voltage or if they do it then
conduction losses will be very high.
• In CSC, the charged reactor (inductor) is much lossier than the DC capacitor used
in VSC.
• CSC requires capacitor filter at AC terminals while VSC requires inductor at AC
terminal, which is naturally provided by leakage reactance of the coupling
transformer.
• In VSC, the dc capacitor provides an automatic protection of semiconductor
switches against transmission line voltage transients. However, in CSC, it needs
additional overvoltage protection or higher voltage rating of the semiconductors.
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 22-August-2020

45
Static Compensator (STATCOM) -Structure
STATCOM is shunt connected device connected at the mid-point of the
transmission line which injects/draw dynamically controlled current into the line.

STATCOM is a STATIC Compensator

Vs1 XL/2
Vr  2 which consist of
XL/2
Vm 1. Voltage Source Converter/Inverter
(current source converter),
Xshunt connected at the mid-point in shunt
If Qc PC with the transmission line.
2. The Inverter is connected through a
Vac transformer/Inductor
3. The Transformer/Inductor is called
Voltage Source
Converter as Isolation/Filter/coupling/Interface
Transformer/Inductor.
4. STATCOM injects/draws
controllable current into/from the
line.

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 31-August-2020

46
STATCOM - Contd….
Vs Vr 5. The converter can be either DC-AC
Vm converter (voltage source converter or
Current Source Converter) or AC-AC
converter (Cycloconverter).
Coupling S 6. The Inverter can be two-level/Multipulse
Transformer Xf
If T or Multilevel Inverter.


Vc A 7. The Energy storage is optional in
Conventional T STATCOM generally connected at the input
Two-level/ side of the Inverter.
Multilevel
C 8. Without Energy Storage System (ESS),
inverter O STATCOM can only compensate reactive
Cdc
+ - M power (either supply or absorbed).
Vdc
9. With ESS, STATCOM can compensate
Energy Storage both Active and Reactive Power (either
supply or absorbed)

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 31-August-2020

47
STATCOM – Equivalent Circuit

The STATCOM equivalent circuit is

shown
Vs1 XL/2
Vr  2
XL/2
Vm = Vs
1. It represent the voltage source
If converter as voltage source connected
in shunt with the transmission line at
Pc , Q c Xf mid-point.
Vac 2. Since the overall operation of
STATCOM depends on the current
drawn/injected, the STATCOM
represents a controlled current source.
3. The current drawn by the STATCOM
depends on the converter voltage.
4. The converter voltage depends on the
Modulation control, dc voltage, changing
the modulation scheme and changing the
inverter topology.
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 02-September-2020

48
 Inverter Topologies for STATCOM Applications

Vs1 Vr  2 Vs1 XL/2

Vr  2
XL/2 XL/2 XL/2
Vm Vm
Xshunt
Xshunt
PC Qc
PC Qc
Vac
Vdc1 Vac
+ Cdc1
Sa Sa Sb
- +
a Vdc a b
+ -
-C Sa Sa Sb
Vdc2 dc2

STATCOM with Half-Bridge Converter STATCOM with Full-Bridge Converter

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 02-September-2020

49
STATCOM – Operation
The current drawn by converter is
Vs1
XL/2
Vm = Vs Vs  Vc
If 
Xf
If Xf Active Power drawn by STATCOM
P  VS I f cos VS I f
Vc
OR
VS VC
P sin VS VC
X
The reactive power drawn by STATCOM
Vm = Vs Vc
Xf Q  VS I f sin VS I f
OR
VS 2 VS VC
If Q  cos VS VC
Xf Xf

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 02-September-2020

50
STATCOM- Modes of Operation – Reactive Power
Lf
if No Active and Reactive Power Exchange
When VS and VC are in phase and VS = VC ,
Vc Q=0 Vs If = 0

VS VC VV
P sin VS VC  S C sin 0 0  0
Vc X X
Vs
Vc = Vs The reactive power drawn by STATCOM

VS = VC Q  VS I f sin VS I f  VS I f sin 0 0  0
OR
if VS 2 VS VC
Q  cos VS .VC
Xf Xf
wt
VS 2 VS VC
Q  cos 0 0  0
Xf Xf

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 02-September-2020

51
STATCOM – Modes of Operation
Lf Inductive Mode
if
When VC is in phase with VS (VC < VS),
Vc Q Vs Current Lags VC by 900
VV VV
P  S C sin VS VC  S C sin 0 0  0
X X
Vs The reactive power drawn by STATCOM
Vc if Xf Q  VS I f sin VsI f  VsI f sin 90 0  VsI f

if  VS  VC  VS 2 VS VC
 VS    
VS  Xf  X f Xf
VC
OR
if VS 2 VS VC
Q  cos VS .VC
Xf Xf
wt
VS 2 VS VC VS 2 VS VC
Q  cos 0 
0

Xf Xf Xf Xf
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 04-September-2020

52
STATCOM – Modes of Operation
Lf
if Capacitive Mode
When VC is in phase with VS (VC > VS),
Vc Q Vs Current Leads VC by 900
VS VC VV
P sin VS VC  S C sin 0 0  0
X X
if The reactive power drawn by STATCOM
Vs if Xf
Q  VS I f sin VS I f  VS I f sin 90 0  VS I f
Vc
 VS  VC  VS 2 VS VC
 VS    
VC  Xf  X f Xf

VS OR
VS 2 VS VC
Q  cos VS .VC
Xf Xf
wt
if VS 2 VS VC VS 2 VS VC
Q  cos 0 
0

Xf Xf Xf Xf
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 04 september-2020

53
STATCOM- Modes of Operation – Active Power
Lf Active Power Generation
if
When Vc leads Vs , then Active Power will be
Vc P Vs supplied from converter (STATCOM) to the
Transmission System
P  VS I f cos VS I f
Vc OR
VS VC
P sin VS VC
if Xf X
 The reactive power drawn by STATCOM
Vs Q  VS I f sin VS I f
if OR
VS 2 VS VC
Q  cos VS .VC
Xf Xf

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 07-September-2020

54
STATCOM- Modes of Operation – Active Power
Lf Active Power Absorption
if
When Vc Lags Vs , then Active Power will be
Vc P Vs Absorbed by converter (STATCOM) from the
Transmission System
P  VS I f cos VS I f
OR
if VS VC
P sin VS VC
X
Vs The reactive power drawn by STATCOM

if Xf Q  VS I f sin VS I f
OR
VS 2 VS VC
Vc Q  cos VS .VC
Xf Xf

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 07-September-2020

55
STATCOM- Modes of Operation
AT AC Terminal
Vs1 XL/2
Vr  2 Absorbs P Supplies P
XL/2
Vm Supplies Q Supplies Q

Xshunt Ifq If

If Qc PC
Ifp
Vac
Voltage Source Absorbs P Supplies P
Converter Absorbs Q Absorbs Q

Vdc AT DC Terminal
Energy Storage - Idc Idc
System (ESS)
Vdc
Absorbs P Supplies P

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 09-September-2020

56
Internal Control Scheme for STATCOM-Indirect Control
Vs1 XL/2
Vr  2
XL/2
Vm
Xf
If
PC , QC VS If
Vac
Phase Locked Reactive Current
Sa Sb Loop Computation
+
Vdc a b
- θ IfQ
Sa Sb ∆α + θ ∆α Error
Gate Pattern
Logic Amplifier
I Qref

Voltage Source Converter Internal STATCOM Control for VSC type VAR
generator controlling reactive output

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 09-September-2020

57
 Internal Control Scheme for STATCOM-Indirect Control
VS VS

wt
wt

θ θ

wt wt

∆α + θ ∆α + θ

wt Vof = sin(wt – α ) wt
V0 + ∆α Vdc + ∆Vdc Vo
Vdc Nominal
V0 - ∆α Vdc constant
Vdc - ∆Vdc

wt α wt

Indirect output voltage control by Indirect output voltage control by

controlling dc capacitor voltage Using Pulse width Modulation

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 09-September-2020

58
 Internal Control Scheme for STATCOM-Direct Control
Vs1 XL/2
Vr  2
XL/2
Vm
Xf
VS If
If
PC , QC
Phase Real and Reactive
Vac Locked Loop Current Computation
Sa Sb Ifp IfQ
+ θ
Vdc a b ∆α + θ ∆α Error
-
Sa Sb Amplifier I Qref
Gate Pattern
Logic I pref Error
VC Error
Voltage Source Amplifier Amplifier Vdc
Converter
Vdc ref

Internal STATCOM Control for VSC type VAR

generator controlling real and reactive output

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 09-September-2020

59
Inverter Topologies for STATCOM Applications
Three-Phase Three Leg Topology

Non-linear & 1. The 3-phase 3-leg inverter topology

unbalanced load
PCC ila is shown in fig.
Vsa isa
Load 2. It provide the partial compensation
N Vsb isb ilb n of the line.
Load 3. The reference and actual reactive
Vsc isc ilc
current are partially tracked each
Load
ifa ifb ifc other.
Lf 4. It can only mitigate the unbalance in
Rf the currents in case of unbalanced
+
Cdc S1 S3 S5 iln load; however, unable to
Vdc a b compensate the harmonics from the
- c
system.
S4 S6 S2
5. Also in case of DSTATCOM
applications, this topology can’t
mitigate the neutral current.

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 14-September-2020

60
Inverter Topologies for STATCOM Applications
Three-Phase Half bridge Topology
Non-linear & 1. The 3-phase half-bride inverter
unbalanced load topology is shown in fig.
Vsa isa PCC ila
2. It consist of three half bridges
Load
ilb connected using two split DC link
N Vsb isb n
Load
capacitors.
Vsc isc ilc 3. Due to the neutral connection, in
Load DSTATCOM applications this
ifa ifb ifc topology is capable of providing
Lf neutral current compensation.
Cdc1 Rf 4. It is also able to compensate the
+ S1 S3 S5
Vdc1 iln unbalance and harmonics present in
- the load currents if any.
n' a b c
+
S4 S6 S2
5. However, due to presence of Split
Vdc2 DC capacitors, it may creates
- Cdc2
capacitor voltage divergence.

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 14-September-2020

61
 Inverter Topologies for STATCOM Applications
1. The 3-phase Four-leg inverter
Three Phase Four Leg Topology topology is shown in fig.
Non-linear &
unbalanced load
2. This topology is exclusively used
Vsa isa PCC i for neutral current compensation.
la
Load 3. Due to the neutral connection, in
N Vsb isb ilb n DSTATCOM applications this
Load topology is capable of providing
Vsc isc ilc neutral current compensation.
ifa ifb ifc Load 4. The 3-legs are used to compensate
Lf if0
the 3-phase system, however, the
fourth leg is connected to the
Rf Lf0 neutral of load and source.
S1 S3 S5
Cdc S7 Rf0 5. The reference for the fourth leg is
Vdc +
a b c
- determined as the negative sum of
S4 S6 S2 S8 iln 3-phase load currents.
6. However, if the exact tracking is not
achieved then high switching
frequency harmonics are introduced
into the line currents.
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 14-September-2020

62
 Inverter Topologies for STATCOM Applications
H-bridge Inverter Topology Unbalanced and
Non-linear Load
Vsa isa PCC ila 1. The H-bridge inverter topology is
Load shown in fig.
Vsb isb ilb
N n 2. This topology is also called as 3-
Load
Vsc level cascaded inverter topology.
isc ilc
Load
3. Due to presence of transformer, this
ifa ifb ifc topology provides an isolation of
Lf
isn inverter switches.
Rf 4. This topology is capable of
providing compensation in terms of
S1 iln
S3 S5 S7 S9 S11 unbalance , however, neutral current
+ is not fully compensated.
Vdc1 Cdc1
5. This topology is free from the issue
- of neutral point voltage divergence.
S4 S2 S8 S6 S12 S10

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 14-September-2020

63
 Inverter Topologies for STATCOM Applications
Three Phase Three Level Diode Clamped Inverter/
Neutral Point Clamped (NPC) inverter 1. The 3-phase 3-leg diode clamped
Unbalanced and
Non-linear Load inverter topology is shown in fig.
Vsa isa PCC ila
2. It is also known as Neutral Point
Load
Clamped (NPC) inverter
N Vsb isb ilb n
Load 3. This is claimed to be the most
Vsc isc ilc robust inverter topology.
Load 4. This topology is as effective
ifa ifb ifc configuration in terms of unbalance,
isn
harmonics and neutral current
C S1a S1b S1c
Vdc1 + dc1D+ Lf
compensation.
iln 5. However, it undergoes the neutral
- S2a S2b S2c Rf
point voltage divergence.
n' a b
+
c 6. Also this topology needs large
S3a S3b S3c
- number of clamping diodes when
Vdc2 C dc2
D- S4a S4b S4c increases to higher number of
levels, creating problem of reverese
recovery.
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 14-September-2020

64
 Inverter Topologies for STATCOM Applications
Three Phase 3-level Flying Capacitor Inverter
Unbalanced and 1. The 3-phase 3-level Flying
Non-linear Load
Vsa isa PCC ila capacitor inverter topology is shown
Load in fig.
N Vsb isb ilb n 2. This topology can provide the
Load redundancies in the inverter
Vsc isc ilc
switching.
Load 3. This is one of the popular
ifa ifb ifc
isn configuration in terms of
Cdc1 S1a S1b S1c compensation.
Vdc1 + Lf 4. However, the presence of floating
- S2a S2b S2c Rf iln capacitors needs separate individual
n' a b
capacitor balancing circuits, along
C2 c
+ C1
S3a
C3
S3c
with the DC capacitor voltage
S3b
Vdc2 - divergence.
Cdc2 S4a S4b S4c

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 14-September-2020

65
 Inverter Topologies for STATCOM Applications
Three phase Three –level Active NPC Inverter
Unbalanced and 1. The 3-phase 3-level Active NPC
Non-linear Load inverter topology is shown in fig.
Vsa isa PCC ila 2. As compared with the Conventional
Load
NPC topology, in this, the diodes
N Vsb isb ilb
Load n are replaced by the active switches.
Vsc ilc 3. Though the number of switches
isc
isn Chopper Load required for realization of inverter
ifa ifb ifc configuration increases.
i1
4. This topology is exclusively used to
S1a S1b S1c
Vdc1 + balance the power loss across the
S5a S Lf
Dp Sp S2a5b S5c inverter switches.
S2b iln
Cdc1 - S2c Rf
5. The problem of capacitor voltage
i0 ich n' a b c unbalance can be nullify using Two-
Lch +
Rch Quadrant chopper circuit.
Dn Cdc2 - S3aS S3b S3c
Sn Vdc2 S6a 6b S6c
i2 S4b
S4a S4c

Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 14-September-2020

66
 Inverter Topologies for STATCOM Applications
1. The 3-phase 3-level conergy NPC
Three Phase three-Level Conergy NPC inverter topology is shown in fig.
Non-linear &
(T-type)Inverter unbalanced load 2. This inverter is also called as T-
PCC ila Type inverter topology.
Vsa isa
Load 3. It only needs three switches out of
isb which one is bidirectional switch
N Vsb ilb
Load n' realised using two IGBTs connected
Vsc isc ilc anti-parallelly.
Load 4. There may be different ways to
ifa ifb ifc
Lf execute the bidirectional fully
S1a S1b S1c controlled switches.
C dc1 Rf
Vdc1+ 5. Due to less number of switches and
- Da+ Sa + Db+ Sb + D c + Sc + iln elimination of diodes, this is
n popular inverter topology available
+ a b c
Sa - Da- Sb - D b - Sc - D c - in modular form.
Vdc2- Cdc2 6. However, in this topology the
S2a S2b S2c ratings of the inverter switches
required are unequal for each
individual legs.
Department of Electrical Engineering YCCE, Nagpur Dr. S. P. Gawande 14-September-2020

67
Thank You ?