Logic Circuits Design Experiment1 2023
Logic Circuits Design Experiment1 2023
Logic Circuits Design Experiment1 2023
Complementar
Transistor- Emitter- y metal-oxide
Metal-oxide
tra nsistor coupled semiconductor
semiconductor
logic logic
TTL and ECL are based upon bipolar transistors. TTL
has a well-established popularity among logic families.
ECL is used only in systems requiring high-speed
operation. MOS and CMOS, are based on field effect
transistors. They are widely used in large scale
integrated circuits because of their high component
density and relatively low power consumption. CMOS
logic consumes far less power than MOS logic.
There are various commercial integrated circuit chips
available. TTL ICs are usually distinguished by
numerical designation as the 5400 and 7400 series.
The former has a wide operating-temperature range,
suitable for military use, and the latter has a narrower
temperature range, suitable for industrial use. The
power supply for TTL ICs usually is 5V. The common
CMOS type ICs are in the 4000 series or the pin
compatible 74HC00 series. The power supply for CMOS
ICs ranges from 3V to 15V. The common ECL type is
designated as the 10,000 series.
2
This figure shows the TTL level specifications for
logic High and Low. Also shown are the normal values for
Vcc and ground.
0 0 0
0 1 1
1 0 1
1 1 1
Source: Signetics 2007
Input Outpu
t
A B X
0 0 0
0 1 0
1 0 0
5
1 1 1
Source: Signetics 2007
Input Outpu
t
A B X
0 0 1
0 1 0
1 0 0
1 1 0
Source: Signetics 2007
Note: When all inputs are logic 0, the output of a NOR Gate is
logic 1.
0 0 1
0 1 1
1 0 1
1 1 0
Source: Signetics 2007
6
Note: The output of a NAND Gate is logic 0 if all inputs are logic
1.
0 0 0
0 1 1
1 0 1
1 1 0
Source: Signetics 2007
Safety Considerations
8
Source: Signetics 2007
9
The following figures represent how to identify pin 1 on
various designs of Dual In-Line Package (DIP) chips and
how the pins are numbered starting with pin 1 and
preceding counter-clockwise around the chip.
10
Instructor: _________________________ Schedule: _____________
I. OBJECTIVE:
II. MATERIALS:
III. PROCEDURES:
Switch VI VO
Position
Up
Down
11
a. Does the circuit perform the logic
inversion? _____ ___
Input Output
1
0
12
binary 1, the output will be binary _____. If the
output is binary 0, the input will be binary
_____.
Table 1-2
Binary 0 ( ) volt/s
Binary 1 ( ) volt/s
13
VCC
+5 V
vcc 1 K-ohms VO
+5 v
4.7 K-ohms
VI
SW
Figure 1-1
VCC
+5 V
vcc 1 K-ohms
+5 v
VO
4.7 K-ohms
VI
SW
14
Figure 1-2
VCC
+5 V
1 K-ohms
vcc L2
+5 v 1 K-ohms
4.7 K-ohms
4.7 K-ohms
SW
L1
Figure 1-3
SW1
Figure 1-4
+5v
L2
SW
L1
Figure 1-5
15
V. OBSERVATION:
VI. CONCLUSION:
16