Scribd
Upload
19 views1 page

List of Experiments

Uploaded by

sudeepsudeepsr054
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
19 views1 page

List of Experiments

Uploaded by

sudeepsudeepsr054
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

LIST OF PROGRAMS

Sl. Program Page Marks Staff


No. No. Award Signatu
ed re
1 Given a 4-variable logic expression,
simplify it using appropriate technique
and simulate the same using basic gates.
2 Design a 4 bit full adder and subtractor
and simulate the same using basic gates.
3 Design Verilog HDL to implement simple
circuits using structural, Data flow and
Behavioural model.
4 Design Verilog HDL to implement Binary
Adder-Subtractor – Half and Full Adder,
Half and Full Subtractor.
5 Design Verilog HDL to implement Decimal
adder
6 Design Verilog program to implement
Different types of multiplexer like 2:1, 4:1
and 8:1
7 Design Verilog program to implement
types of De-Multiplexer.
8 Design Verilog program for implementing
various types of Flip-Flops such as SR, JK
and D.
Average Marks Out of 10:

Max. Marks
Marks Distribution Marks Awarded

You might also like