Scribd
Upload
78 views1 page

DPSD

Assignment 2

Uploaded by

Anonymous yO7rcec6vu
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
78 views1 page

DPSD

Assignment 2

Uploaded by

Anonymous yO7rcec6vu
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

20CI302 – DIGITAL PRINCIPLES AND SYSTEM DESIGN

BATCH-2023-2027 (PROBLEMS FROM UNIT 2)


Assignment-2 D.O.A- 16/9/24 D.O.S. 20/9/24

1. Obtain the simplified Boolean expressions for outputs F and G in terms of


the input variables the circuit of Fig.

2. Design a combinational circuit with three inputs and one output. The output
is 1 when the binary value of the inputs is less than 3. The output is 0
otherwise.
3. Design a combinational circuit with three inputs, x, y, and z, and three
outputs, A, B, and C. When the binary input is 0, 1, 2, or 3, the binary
output is one greater than the input. When the binary input is 4, 5, 6, or 7,
the binary output is one less than the input.
4. A majority circuit is a combinational circuit whose output is equal to 1 if the
input variables have more 1's than 0's. The output is 0 otherwise. Design a 3
input majority circuit.
5. Design a combinational circuit that converts a 3 bit gray code to a binary
number. Implement the circuit with Ex OR gates.
6. A combinational circuit is defined by the following three Boolean
functions: Design the circuit with a decoder and external gates.

7. Design a combinational circuit that converts a BCD code to a gray code.


8. Implement the following Boolean function with a 4×1 multiplexer and
external gates. Connect inputs A and B to the selection lines. The input
requirements for the four data lines will be a function of variables C and D.

9. An 8x1 multiplexer has inputs A, B and C connected to the selection inputs


S2, S1, and S0 respectively. The data inputs through I0 through I7 are as
follows:

Determine the Boolean function that the multiplexer implements.


10. Implement full adder with two 4X1 multiplxers.

Page 1

You might also like