DATASHEET

CA3280, CA3280A FN1174

Dual, 9MHz, Operational Transconductance Amplifier (OTA) Rev 6.00
May 2002

The CA3280 and CA3280A types consist of two variable Features

operational amplifiers that are designed to substantially reduce
the initial input offset voltage and the offset voltage variation • Low Initial Input Offset Voltage: 500V (Max) (CA3280A)
with respect to changes in programming current. This design • Low Offset Voltage Change vs IABC: <500V (Typ)
results in reduced “AGC thump,” an objectionable characteristic for All Types
of many AGC systems. Interdigitation, or crosscoupling, of
• Low Offset Voltage Drift: 5V/oC (Max) (CA3280A)
critical portions of the circuit reduces the amplifier dependence
upon thermal and processing variables. • Excellent Matching of the Two Amplifiers for All
Characteristics
The CA3280 has all the generic characteristics of an
operational voltage amplifier except that the forward transfer • Internal Current-Driven Linearizing Diodes Reduce the
characteristics is best described by transconductance rather External Input Current to an Offset Component
than voltage gain, and the output is current, not voltage. The • Flexible Supply Voltage Range . . . . . . . . . . 2V to 15V
magnitude of the output current is equal to the product of
transconductance and the input voltage. This type of Applications
operational transconductance amplifier was first introduced in
1969, and it has since gained wide acceptance as a gateable, • Voltage Controlled Amplifiers
gain controlled building block for instrumentation and audio • Voltage Controlled Oscillators
applications, such as linearization of transducer outputs,
standardization of widely changing signals for data processing, • Multipliers
multiplexing, instrumentation amplifiers operating from the • Demodulators
nanopower range to high current and high speed comparators.
• Sample and Hold
For additional application information on this device and on
OTAs in general, please refer to Application Notes: AN6818, • Instrumentation Amplifiers
AN6668, and AN6077. • Function Generators
• Triangle Wave-to-Sine Wave Converters
Pinout
• Comparators
CA3280 (PDIP)
TOP VIEW • Audio Preamplifier
ID, A1 1 A1 16 +IN, A1
+ Functional Diagram
EMITTER, A1 2 - 15 -IN, A1

IABC, A1 3 14 V+, A1

V- 4 13 OUT, A1
14
1/2 CA3280
NC 5 12 OUT, A2 11
IABC, A2 6 11 V+, A2

EMITTER, A2 7 A2 - 10 -IN, A2

ID, A2 8 + 9 +IN, A2 - 15
10
7
2
+ 16
Ordering Information 9 13
2K 2K 12

1
TEMP. PKG.
8
PART NUMBER RANGE (oC) PACKAGE NO.
4
CA3280AE -55 to 125 16 Ld PDIP E16.3 3 6

CA3280E 0 to 70 16 Ld PDIP E16.3

FN1174 Rev 6.00 Page 1 of 10

May 2002
CA3280, CA3280A

Absolute Maximum Ratings Thermal Information

Supply Voltage (Between V+ and V-). . . . . . . . . . . . . . . . . . . . .+36V Thermal Resistance (Typical, Note 1) JA (oC/W) JC (oC/W)
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5V PDIP Package . . . . . . . . . . . . . . . . . . . 90 N/A
Input Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V+ to V- Maximum Junction Temperature (Plastic Package) . . . . . . . .150oC
Input Current at ID = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100A Maximum Storage Temperature Range . . . . . . . . . . -65oC to 150oC
Amplifier Bias Current (IABC) . . . . . . . . . . . . . . . . . . . . . . . . . . 10mA Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . 300oC
Output Short Circuit Duration (Note 2). . . . . . . . . . . . . . . . Indefinite
Linearizing Diode Bias Current, ID . . . . . . . . . . . . . . . . . . . . . . . 5mA
Peak Input Current with Linearizing Diode. . . . . . . . . . . . . . . . . . ID

Operating Conditions
Temperature Range
CA3280 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0oC to 70oC
CA3280A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC
Supply Voltage Range (Typ) . . . . . . . . . . . . . . . . . . . . . 2V to 15V

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:
1. JA is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
2. Short circuit may be applied to ground or to either supply.

Electrical Specifications For Equipment Design, at TA = 25oC, VSUPPLY= 15V, Unless Otherwise Specified

CA3280 CA3280A

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX MIN TYP MAX UNITS

Input Offset Voltage VIO IABC = 1mA - - 3 - - 0.5 mV

IABC = 100A - 0.7 3 - 0.25 0.5 mV

IABC = 10A - - 3 - - 0.5 mV

IABC = 1mA to 10A, - 0.8 4 - 0.8 1.5 mV

TA = Full Temp. Range

Input Offset Voltage Drift |VIO| IABC = 1A to 1mA - 0.5 1 - 0.5 1 mV

IABC = 100A, TA = Full - 5 - - 3 5 V/oC

Temperature Range

Amplifier Bias Voltage VABC IABC = 100A - 1.2 - - 1.2 - V

Peak Output Voltage VOM+ IABC = 500A 12 13.7 - 12.5 13.7 - V

VOM- 12 -14.3 - -13.3 -14.3 - V

VOM+ IABC = 5A 12 13.9 - 12.5 13.9 - V

VOM- 12 -14.5 - -13.5 -14.5 - V

Common Mode Input Voltage VICR IABC = 100A -13 - 13 -13 - 13 V

Range

Noise Voltage eN IABC = 500A 10Hz - 20 - - 20 - nV/Hz

1kHz - 8 - - 8 - nV/Hz

10kHz - 7 - - 7 - nV/Hz

Input Offset Current IIO IABC = 500A -Z 0.3 0.7 - 0.3 0.7 A

Input Bias Current IIB IABC = 500A - 1.8 5 - 1.8 5 A

IABC = 500A, TA = Full - 3 8 - 3 8 A

Temperature Range

FN1174 Rev 6.00 Page 2 of 10

May 2002
CA3280, CA3280A

Electrical Specifications For Equipment Design, at TA = 25oC, VSUPPLY= 15V, Unless Otherwise Specified (Continued) (Continued)

CA3280 CA3280A

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX MIN TYP MAX UNITS

Peak Output Current IOM+ IABC = 500A Source 350 410 650 350 410 650 A

IOM- Sink -350 -410 -650 -350 -410 -650 A

IOM+ IABC = 5A Source 3 4.1 7 3 4.1 7 A

IOM- Sink -3 -4.1 -7 -3 -4.1 -7 A

Peak Output Current Sink and IOM -, IABC = 500A, TA = Full 350 450 550 350 450 550 A
Source IOM+ Temperature Range

Linearization Diodes ID = 100A - 10 - - 10 - A

Offset Current ID = 10A - 0.5 1 - 0.5 1 A

Dynamic Impedance ID = 100A - 700 - - 700 - 

Diode Network Supply Current IABC = 100A 250 400 800 250 400 800 A

Amplifier Supply Current I+ IABC = 500A - 2 2.4 - 2 2.4 mA

(Per Amplifier)

Amplifier Output Leakage Current IOL IABC = 0, VO = 0V - 0.015 0.1 - 0.015 0.1 nA

IABC = 0, VO = 30V - 0.15 1 - 0.15 1 nA

Common Mode Rejection Ratio CMRR IABC = 100A 80 100 - 94 100 - dB

Power Supply Rejection Ratio PSRR IABC = 100A 86 105 - 94 105 - dB

Open Loop Voltage Gain AOL IABC = 100A, 94 100 - 94 100 - dB

RL = VO = 20VP-P
50 100 - 50 100 - kV/V

Forward Transconductance GM IABC = 50A, Large Signal - 0.8 1.2 - 0.8 1.2 mS

gM IABC = 1mA, Small Signal - 16 22 - 16 22 mS

Input Resistance RI IABC = 10A 0.5 - - 0.5 - - M

Channel Separation f = 1kHz - 94 - - 94 - dB

Open Loop Total THD f = 1kHz, IABC = 1.5mA, - 0.4 - - 0.4 - %

Harmonic Distortion RL = 15k, VO = 20VP-P

Bandwidth fT IABC = 1mA, RL = 100 - 9 - - 9 - MHz

Slew Rate, Open Loop SR IABC = 1mA - 125 - - 125 - V/s

Capacitance CI IABC = 100A Input - 4.5 - - 4.5 - pF

CO Output - 7.5 - - 7.5 - pF

Output Resistance RO IABC = 100A - 63 - - 63 - M

FN1174 Rev 6.00 Page 3 of 10

May 2002
CA3280, CA3280A

Test Circuits and Waveforms

V+
+30V
INPUT 0.1F
14
16
+
14 1/2 OUTPUT
30V
I 15 CA3280 13
0V - -
1/2 15 3
CA3280 13
TEST
POINT + 4
16 30k
4 0.1
1k F 10k
1 V- V+
3
30k
1k

FIGURE 1. LEAKAGE CURRENT TEST CIRCUIT FIGURE 2. CHANNEL SEPARATION TEST CIRCUIT

V+
15V

14
10k
16
1/2 IOUT
CA3280 13
10k
15
4
3 1k
1 V-
-15V
VIN
IABC
IABC = 650A, ID = 200A; Vertical = 200A/Div.;
IDIODE
Horizontal = 1V/Div.

FIGURE 3A. EFFECTS OF DIODE LINEARIZATION, WITH DIODE PROGRAMMING TERMINAL ACTIVE

V+
15V

11
10k
9
1/2
CA3280 12
10k IOUT
10
6
4 1k
8
IDIODE
IABC

V-
-15V VIN

IABC = 650A; ID = 0; Vertical = 200A/Div.;

Horizontal = 25mV/Div.

FIGURE 3B. WITH DIODE PROGRAMMING TERMINAL CUTOFF

FIGURE 3. CA3280 TRANSFER CHARACTERISTICS

FN1174 Rev 6.00 Page 4 of 10

May 2002
CA3280, CA3280A

Application Information
Figures 4 and 5 show the equivalent circuits for the current source (lABC). With no diode bias current, the gain is merely gMRL. For
and linearization diodes in the CA3280. The current through the example, with an lABC of 1mA, the gM is approximately 16mS.
linearization network is approximately equal to the programming With the CA3280 operating into a 5k resistor, the gain is 80.
current. There are several advantages to driving these diodes
The need for external buffers can be eliminated by the use of
with a current source. First, only the offset current from the biasing
low value load resistors, but the resulting increase in the
network flows through the input resistor. Second, another input is
required amplifier bias current reduces the input impedance of
provided to extend the gain control dynamic range. And third, the
the CA3280. The linearization diode impedance also
input is truly differential and can accept signals within the common
decreases as the diode bias current increases, which further
mode range of the CA3280.
loads the input. The diodes, in addition to acting as a
linearization network, also operate as an additional attenuation
Typical Applications
system to accommodate input signals in the volt range when
The structure of the variable operational amplifier eliminates the they are applied through appropriate input resistors.
need for matched resistor networks in differential to single ended
converters, as shown in Figure 6. A matched resistor network Figure 10 shows a triangle wave to sine wave converter using
requires ratio matching of 0.01% or trimming for 80dB of the CA3280. Two 100k resistors are connected between the
common-mode rejection. The CA3280, with its excellent differential amplifier emitters and V+ to reduce the current flow
common mode rejection ratio, is capable of converting a small through the differential amplifier. This allows the amplifier to
(25mV) differential input signal to a single-ended output without fully cut off during peak input signal excursions. THD is
the need for a matched resistor network. appropriately 0.37% for this circuit.

Figure 7 shows the CA3280 in a typical gain control application.

Gain control can be performed with the amplifier bias current

V+ RD = SMALL SIGNAL DIODE

IMPEDANCE
52 70
RD 
ID(mA) x 1.34 = ID

RD

VOA

VOA

IABC ID IABC

ID V-

FIGURE 4. VOA SHOWING LINEARIZATION DIODES AND FIGURE 5. BLOCK DIAGRAM OF LINEARIZED VOA
CURRENT DRIVE

10VP-P V+ = +15V
+15V
INPUT
68k OUTPUT
21VP-P
600 14mV AGC
68k 1 FEEDTHRU
10k 14 400V
14
3 16 NOISE AT
2k + MAX GAIN
16 V+ 1/2
+ CA3280 13
1/2 SINGLE- 330k
DIFFERENTIAL CA3280 13 ENDED
15
-
INPUT 2k OUTPUT 100k 4
15
- 15k
4 V- 3
10k 10k
1 20k
V- = -15V
-15V VOLTAGE
CONTROL

FIGURE 6. DIFFERENTIAL TO SINGLE ENDED CONVERTER FIGURE 7. TYPICAL GAIN CONTROL CIRCUIT

FN1174 Rev 6.00 Page 5 of 10

May 2002
CA3280, CA3280A

3
+15V 10k
2k
14
16
+
1/2
CA3280 13
33pF
51
15
- 1800pF

2k -15V
2k 6 1N914
10k 14 4 6 7
9 OUTPUT
+
1/2 100k TO 10k
CA3280 12
33pF 3 1 3
51
10
- 300pF 1/2 CD4013 TO 10k
4 10k
8 5 2 6
100
1
-15V
0.05F

FIGURE 8. TWO CHANNEL LINEAR MULTIPLEXER

3.6k V+ V+ = +7.5V 100k

14 V+ V-
16 0.1F V+
+
1/2 7 560k
200 CA3280 13 3 2.7k
+
3.3k 11
15
- CA3160 6 10
200 15 - 115pF - 6
3 - 1/2
910k 2 CA3280 12
4
+ 8
9
V+ V- 0.1F 4
100k 1
V-
V- = -7.5V
V+ V- 3.3k
5.6k 500 4 - 60pF
10k 1k
MAX FREQ. MIN FREQ. SET 2k 1N914 1N914
SET

FIGURE 9. CA3280 USED IN CONJUNCTION WITH A CA3160 TO PROVIDE A FUNCTION GENERATOR WITH A TUNABLE RANGE OF
2Hz TO 1MHz

+15V
170mVP-P 30k
14
2k
16 3
+
1/2
CA3280 13

- 100k
15 2
1 6.8 +15V +15V
0.1
F M M 51

11
200 3.9
6
-15V k
9 + 7
1/2 100k
+15V CA3280 12
1M
10
-
100k
2k 4

-15V -15V

FIGURE 10. TRIANGLE WAVE-TO-SINE WAVE CONVERTER

FN1174 Rev 6.00 Page 6 of 10

May 2002
CA3280, CA3280A

Typical Performance Curves

105 101
TA = 25oC TA = 25oC
IABC = 3mA VS= 15V
104
TRANSCONDUCTANCE (mS)
SMALL SIGNAL FORWARD

SUPPLY CURRENT (mA)

IABC = 300A
103 1

IABC = 30A
102

IABC = 3.0A
101 10-1

IABC = 0.3A
1

I = 0.03A
0.1 ABC 10-2
101 102 103 104 105 106 107 108 109 10-1 1 101 102 103

FREQUENCY (Hz) DIODE CURRENT (A)

FIGURE 11. AMPLIFIER GAIN vs FREQUENCY FIGURE 12. SUPPLY CURRENT vs DIODE CURRENT

103 2
VS= 15V
1
INPUT OFFSET CURRENT (nA)

INPUT OFFSET VOLTAGE (mV)

TA= -55oC
TA= 25oC 0
102
TA= 125oC TA = 125oC
-1 TA = 25oC
TA = -55oC
-2
101
-3 TA = 125oC

-4

1 -5
1 101 102 103 1 101 102 103
AMPLIFIER BIAS CURRENT (A) AMPLIFIER BIAS CURRENT (A)

FIGURE 13. INPUT OFFSET CURRENT vs AMPLIFIER BIAS FIGURE 14. INPUT OFFSET VOLTAGE vs AMPLIFIER BIAS
CURRENT CURRENT

16 106
VS= 15V
15
105
TA = 125oC
PEAK OUTPUT VOLTAGE (V)

INPUT CURRENT (pA)

14
104
13 TA = 125oC
0 TA = 25oC TA = 125oC
103
-13 TA = -55oC TA = 25oC
TA = -55oC
-14 102

-15 101 TA = 25oC

-16
1
1 101 102 103 0 1 2 3 4 5 6 7 8 9 10
AMPLIFIER BIAS CURRENT (A) DIFFERENTIAL INPUT VOLTAGE (V)

FIGURE 15. PEAK OUTPUT VOLTAGE vs AMPLIFIER BIAS FIGURE 16. INPUT CURRENT vs INPUT DIFFERENTIAL
CURRENT VOLTAGE

FN1174 Rev 6.00 Page 7 of 10

May 2002
CA3280, CA3280A

Typical Performance Curves (Continued)

104 1800
VS= 15V

AMPLIFIER BIAS VOLTAGE (mV)

103 1600 TA = -55oC
LEAKAGE CURRENT (nA)

V9 = V10 = V12 = 30V 1400

102

1200 TA = 25oC
10
1000
1
800 TA = 100oC
V9 = V10 = V12 = 0V
10-1 TA = 125oC
600

10-2
400
-75 -50 -25 0 25 50 75 100 125 150 175 1 101 102 103
TEMPERATURE (oC) AMPLIFIER BIAS CURRENT (A)

FIGURE 17. LEAKAGE CURRENT vs TEMPERATURE FIGURE 18. AMPLIFIER BIAS VOLTAGE vs AMPLIFIER BIAS
CURRENT

24 103
TA = 25oC VS= 15V TA = -55oC
22
TA = 25oC
20
TA = 125oC
PEAK OUTPUT CURRENT (A)
1/ f NOISE VOLTAGE (nV/Hz)

18
16 102
14
12
10 IABC = 500A
8 101
6
4 TA = 125oC
TA = -55oC
2 TA = 25oC
0 1
101 102 103 104 105 1 101 102 103
FREQUENCY (Hz) AMPLIFIER BIAS CURRENT (A)

FIGURE 19. 1/f NOISE vs FREQUENCY FIGURE 20. PEAK OUTPUT CURRENT vs AMPLIFIER BIAS
CURRENT

106 105
TA = 25oC
VS= +15V 104
105 TA = -55oC
TRANSCONDUCTANCE (S)
SMALL SIGNAL FORWARD

TA = 25oC
DIODE RESISTANCE ()

103 TA = 125oC
104

102
103
101

102
1

101 10-1
10-1 1 101 102 103 104 10-3 10-2 10-1 1 101 102 103 104
DIODE CURRENT (A) AMPLIFIER BIAS CURRENT (A)

FIGURE 21. DIODE RESISTANCE vs DIODE CURRENT FIGURE 22. AMPLIFIER GAIN vs AMPLIFIER BIAS CURRENT

FN1174 Rev 6.00 Page 8 of 10

May 2002
CA3280, CA3280A

Typical Performance Curves (Continued)

104 104
VS= 15V VS= 15V

103

INPUT BIAS CURRENT (nA)

SUPPLY CURRENT (A)

103

102
102
TA = 125oC TA = 125oC
101
TA = 25oC
TA = -55oC, 25oC 101
1
TA = -55oC
10-1 1
10-1 1 101 102 103 10-1 1 101 102 103
AMPLIFIER BIAS CURRENT (A) AMPLIFIER BIAS CURRENT (A)

FIGURE 23. SUPPLY CURRENT vs AMPLIFIER BIAS CURRENT FIGURE 24. INPUT BIAS CURRENT vs AMPLIFIER BIAS
CURRENT

FN1174 Rev 6.00 Page 9 of 10

May 2002
CA3280, CA3280A

Dual-In-Line Plastic Packages (PDIP)

N
E16.3 (JEDEC MS-001-BB ISSUE D)
E1 16 LEAD DUAL-IN-LINE PLASTIC PACKAGE
INDEX
AREA 1 2 3 N/2
INCHES MILLIMETERS
-B- SYMBOL MIN MAX MIN MAX NOTES
-A- A - 0.210 - 5.33 4
D E
BASE
A1 0.015 - 0.39 - 4
PLANE A2
-C- A A2 0.115 0.195 2.93 4.95 -
SEATING
PLANE B 0.014 0.022 0.356 0.558 -
L C
L
B1 0.045 0.070 1.15 1.77 8, 10
D1 A1 eA
D1 C 0.008 0.014 0.204 0.355 -
B1 e
eC C
B D 0.735 0.775 18.66 19.68 5
eB
0.010 (0.25) M C A B S
D1 0.005 - 0.13 - 5
NOTES: E 0.300 0.325 7.62 8.25 6
1. Controlling Dimensions: INCH. In case of conflict between English and E1 0.240 0.280 6.10 7.11 5
Metric dimensions, the inch dimensions control.
e 0.100 BSC 2.54 BSC -
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the “MO Series Symbol List” in Section 2.2 of eA 0.300 BSC 7.62 BSC 6
Publication No. 95. eB - 0.430 - 10.92 7
4. Dimensions A, A1 and L are measured with the package seated in JE- L 0.115 0.150 2.93 3.81 4
DEC seating plane gauge GS-3.
N 16 16 9
5. D, D1, and E1 dimensions do not include mold flash or protrusions.
Mold flash or protrusions shall not exceed 0.010 inch (0.25mm). Rev. 0 12/93
6. E and eA are measured with the leads constrained to be perpendic-
ular to datum -C- .
7. eB and eC are measured at the lead tips with the leads unconstrained.
eC must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar
protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3,
E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

© Copyright Intersil Americas LLC 2002. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such
modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are
current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its
subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com

FN1174 Rev 6.00 Page 10 of 10

May 2002