Scribd
Upload
17 views1 page

Subject - Assignment DE

Assignment practice

Uploaded by

Mayank Sharma
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
17 views1 page

Subject - Assignment DE

Assignment practice

Uploaded by

Mayank Sharma
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

ASSIGNMENT

SUBJECT: DIGITAL ELECTRONICS


SESSION: JUL-DEC 2024
BRANCH: CSIT/ IOT
SEMESTER : III
SECTION: NA
Prepared By: Ms. MONIKA THAKUR
Date of Submission: 6th NOV, 2024

Note: 1. Student is required to attempt all questions with neat and clean representation of the
answers to the asked questions of the assignment. The purpose of the assignment is to enable
the student to write appropriate response to question relevant to final end-semester university
examination.
2. Separate register for the assignment need to be submitted so that the same could be
considered for teacher assessment marks by the subject teacher.

UNIT 1
1) Write the significance of Gray code. Design a 4-bit gray code to binary converter.
2) What is BCD , ASCII and EBCDIC code?
3) Realization of NOR and NAND gate in other Gates.
4) Generate the single error correcting code for 10111 for odd parity. verify the error if
received code is 10011.
5) Convert the following:
a. 0.BF85= ()8 (247.36)10 = ()16 (3F-5C)

UNIT 2
1) Reduce the following expression using Quine McCluskey method:
Y(A,B,C,D)=∑m(1,3,5,7,8,9,12,13,14,15) and implement using NAND gate only.
2) Why multiplexer is known as Data Selector? Design and explain the 8:1 mux using 4:1
mux.
3) Describe full adder with its truth table. Also design a full adder using half adder.
4) Minimize the following expression using K-map and realize using NOR gates only.
F(A,B,C,D)=πM(1,2,3,5,6,7,9,10,11,13,14,15)
5) Minimize the following expression using K-map and realize using NAND gates only.
F(A,B,C,D)=Ʃm(1,4,6,20,22,24,26,) + d(0,11,16,27)
UNIT 3
1) What are the limitations of K map? Difference between synchronous and asynchronous
counter.
2) Design and explain the working of an 4-bit parallel counter.
3) Explain the working of Master slave JK flip- Flop
4) Explain the operation of Universal shift register
UNIT 4

1) Write the Basic Principle of R-2R network DAC.


2) Explain Sample and Hold circuit with waveforms and circuit diagram.
3) Draw and explain SAR analog to digital converter with tree diagram for 3-bit.
4) Explain with block diagram Dual Slope ADC.

You might also like