Open navigation menu

Scribd

0% found this document useful (0 votes)

24 views1 page

Experiment 3 Cover Page

Uploaded by

Copyright

© © All Rights Reserved

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

0% found this document useful (0 votes)

24 views1 page

Experiment 3 Cover Page

Uploaded by

Copyright

© © All Rights Reserved

We take content rights seriously. If you suspect this is your content, claim it here.

Available Formats

Download as PDF, TXT or read online on Scribd

You are on page 1/ 1

University Of Asia Pacific

Department of CSE
Course Code : CSE 210
Course Title : Digital Logic Design Lab
No of Experiment : 03
Experiment Name : Test and verify the universality of NOR gate
Date of Performance : 22.09.2024
Date of Submission : 29.09.2024

Submitted By: Submitted To:

Name : Abdullah Bin Hossain Dr. Homeyra Akter
Student ID : 22201260 Assistant Professor,
Section : E2 Department of CSE, UAP
Semester : 2nd Year 2nd Semester

You might also like

Principles of ACM Code of Ethics and Professional
No ratings yet
Principles of ACM Code of Ethics and Professional
25 pages
Implementation of A Full Adder Circuit With A Decoder and Tow OR Gates.
100% (2)
Implementation of A Full Adder Circuit With A Decoder and Tow OR Gates.
3 pages
Equity
No ratings yet
Equity
11 pages
PoS Lab Assignment
No ratings yet
PoS Lab Assignment
6 pages
Lab 2 Universal Logic Gates
No ratings yet
Lab 2 Universal Logic Gates
4 pages
COAlab
No ratings yet
COAlab
6 pages
Nand or Nor Gate
No ratings yet
Nand or Nor Gate
4 pages
Asma
No ratings yet
Asma
7 pages
DISCHARGE OF CONTRACT Anik
No ratings yet
DISCHARGE OF CONTRACT Anik
6 pages
Implementation of Basic Logic Gates by Using Only Universal NOR Gate.
No ratings yet
Implementation of Basic Logic Gates by Using Only Universal NOR Gate.
4 pages
Presentation1 (1) Sakin
No ratings yet
Presentation1 (1) Sakin
7 pages
EC Experiment No 4
No ratings yet
EC Experiment No 4
3 pages
Construction of All Basic Gates Using Universal (NAND/NOR) Gates and Verify Its.
No ratings yet
Construction of All Basic Gates Using Universal (NAND/NOR) Gates and Verify Its.
4 pages
Assignment Poster
No ratings yet
Assignment Poster
1 page
Deco File Reference
No ratings yet
Deco File Reference
35 pages
STLD Manual
No ratings yet
STLD Manual
49 pages
Dlcoa All Exp 24-25
No ratings yet
Dlcoa All Exp 24-25
55 pages
Digital Logic Design
No ratings yet
Digital Logic Design
58 pages
Syllabus
No ratings yet
Syllabus
12 pages
Dpco Manual Final
No ratings yet
Dpco Manual Final
66 pages
DCLD
No ratings yet
DCLD
34 pages
Experiment 1 283L-1
No ratings yet
Experiment 1 283L-1
11 pages
AI CT LOGIC GATE WORK Ssuet
No ratings yet
AI CT LOGIC GATE WORK Ssuet
13 pages
MD Mahfuz 213002056
No ratings yet
MD Mahfuz 213002056
11 pages
Pre Labs Digital Logic Design
No ratings yet
Pre Labs Digital Logic Design
21 pages
Lab Report 3 0112410116
No ratings yet
Lab Report 3 0112410116
6 pages
Lab Manual LOGIC DESIGN
No ratings yet
Lab Manual LOGIC DESIGN
38 pages
Lab Task 13
No ratings yet
Lab Task 13
5 pages
Experiment No.1 Aim: To Design and Simulate Transistor As An Amplifier. Circuit Diagram
No ratings yet
Experiment No.1 Aim: To Design and Simulate Transistor As An Amplifier. Circuit Diagram
12 pages
Logic Gates - NOR
No ratings yet
Logic Gates - NOR
3 pages
Lab 02
No ratings yet
Lab 02
6 pages
Jahid DLD Assignment
No ratings yet
Jahid DLD Assignment
14 pages
EEE 2114 Ex 3
No ratings yet
EEE 2114 Ex 3
4 pages
Experiment 1
No ratings yet
Experiment 1
4 pages
EC Lab4 (202211028)
No ratings yet
EC Lab4 (202211028)
44 pages
Experiment 3
No ratings yet
Experiment 3
7 pages
Experiment 04
No ratings yet
Experiment 04
4 pages
Logic Circuit Design Lab Manual1 - 2 PDF
No ratings yet
Logic Circuit Design Lab Manual1 - 2 PDF
61 pages
DLD Lab
No ratings yet
DLD Lab
2 pages
CSE-105: Digital Systems Lab: Submitted by
No ratings yet
CSE-105: Digital Systems Lab: Submitted by
4 pages
EEE Full Adder Tanish Pol
No ratings yet
EEE Full Adder Tanish Pol
9 pages
Exp-2 Verification of Basic Logic Gates
No ratings yet
Exp-2 Verification of Basic Logic Gates
3 pages
Experiment 03
No ratings yet
Experiment 03
5 pages
AbhishekMourya DEP - Exp.01
No ratings yet
AbhishekMourya DEP - Exp.01
7 pages
INDEX
No ratings yet
INDEX
1 page
DCF Lab (3137) - Rev (2021)
No ratings yet
DCF Lab (3137) - Rev (2021)
45 pages
Lab Report Template 4
No ratings yet
Lab Report Template 4
2 pages
Lab 4
No ratings yet
Lab 4
8 pages
Index
No ratings yet
Index
42 pages
Xor Gate
No ratings yet
Xor Gate
10 pages
DLD Tamim 02
No ratings yet
DLD Tamim 02
5 pages
EEE211L - Lab 2 - Universal Logic Gates
No ratings yet
EEE211L - Lab 2 - Universal Logic Gates
4 pages
Digital Electronics Laboratory Guideline Manual
No ratings yet
Digital Electronics Laboratory Guideline Manual
14 pages
22-48569-3report1 1
No ratings yet
22-48569-3report1 1
15 pages
Digital Electronics Full Lab Manual
No ratings yet
Digital Electronics Full Lab Manual
51 pages
Lab 4
No ratings yet
Lab 4
5 pages
EE203-ECE203-COMP205 Digital Circuits I Lab Manual Fall23-24
No ratings yet
EE203-ECE203-COMP205 Digital Circuits I Lab Manual Fall23-24
24 pages
Logic Design
No ratings yet
Logic Design
80 pages
Cs8382 Digital Manual Print
No ratings yet
Cs8382 Digital Manual Print
47 pages
16sea029 - Weerasinghe K.A.G.R.K PDF
No ratings yet
16sea029 - Weerasinghe K.A.G.R.K PDF
13 pages
DLD - LAB - MANUAL - New - Verilog Spring 2017 PDF
No ratings yet
DLD - LAB - MANUAL - New - Verilog Spring 2017 PDF
48 pages
DLD List of Experiments
No ratings yet
DLD List of Experiments
2 pages
5digital Signal Logic Design Lab - PDF
No ratings yet
5digital Signal Logic Design Lab - PDF
31 pages
Lab 2 Universal Logic Gates
No ratings yet
Lab 2 Universal Logic Gates
4 pages
LD Manual
No ratings yet
LD Manual
89 pages