Bansilal Ramnath Agarwal Charitable Trust’s

Vishwakarma Institute of Technology

(An Autonomous Institute affiliated to Savitribai Phule Pune University)

Laboratory Manual

Course: Digital Systems

Department of Electronics &Telecommunication

Engineering

1
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

Institute Vision:
To be a globally acclaimed Institute in Technical Education and Research for holistic Socio-
economical development

Institute Mission:

• To impart knowledge and skill-based Education in Collaboration with Industry, Academia

and Research Organizations.
• To strengthen global collaborations for Students, Faculty Exchange and joint Research
• To prepare competent Engineers with a spirit of Entrepreneurship
• To Inculcate and Strengthen Research Aptitude amongst the Students and Faculty

Department Vision:
To be a center of Academic Excellence in Electronics, Telecommunication and RelatedDomains
through Continuous Learning and Innovation.

Department Mission:

• To provide state of art education in Electronics and Telecommunication Engineering to meet

current and future needs of society, industry and academia.
• To strengthen collaborations with industries and institutes of repute to foster research culture
among faculty members and students.
• To promote ethically conscious engineers demonstrating sustainable entrepreneurship and
professional maturity in social context.

Program Educational Objectives (PEOs):

Graduates of the program will

• Have comprehensive knowledge of Electronics engineering fundamentals to face the

challenges of real-life complex problems
• Be professionals imbibed with a spirit of leadership, ethical behavior and societal
commitment
• Be compliant to constantly evolving technology through lifelong learning

Program Outcomes:
Engineering Graduates will be able to:
1. Engineering knowledge: Apply the knowledge of mathematics, science, engineering
fundamentals, and an engineering specialization to the solution of complex engineering
problems.
2. Problem analysis: Identify, formulate, review research literature, and analyze complex

2
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

engineering problems reaching substantiated conclusions using first principles of

mathematics, natural sciences, and engineering sciences.
3. Design/development of solutions: Design solutions for complex engineering problems and
design system components or processes that meet the specified needs with appropriate
consideration for the public health and safety, and the cultural, societal, and environmental
considerations.
4. Conduct investigations of complex problems: Use research-based knowledge and research
methods including design of experiments, analysis and interpretation of data, and synthesis of
the information to provide valid conclusions.
5. Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern
engineering and IT tools including prediction and modeling to complex engineering activities
with an understanding of the limitations.
6. The engineer and society: Apply reasoning informed by the contextual knowledge to assess
societal, health, safety, legal and cultural issues and the consequent responsibilities relevant
to the professional engineering practice.
7. Environment and sustainability: Understand the impact of the professional engineering
solutions in societal and environmental contexts, and demonstrate the knowledge of, and
need for sustainable development.
8. Ethics: Apply ethical principles and commit to professional ethics and responsibilities and
norms of the engineering practice.
9. Individual and team work: Function effectively as an individual, and as a member or leader
in diverse teams, and in multidisciplinary settings.
10. Communication: Communicate effectively on complex engineering activities with the
engineering community and with society at large, such as, being able to comprehend and
write effective reports and design documentation, make effective presentations, and give and
receive clear instructions.
11. Project management and finance: Demonstrate knowledge and understanding of the
engineering and management principles and apply these to one’s own work, as a member and
leader in a team, to manage projects and in multidisciplinary environments.
12. Life-long learning: Recognize the need for, and have the preparation and ability to engage in
independent and life-long learning in the broadest context of technological change.

Program Specific Objectives (PSOs)

E&TC Graduates will have Ability to:

1. Design, Develop and Analyze Complex Electronic Systems for Communication, Signal
Processing, Embedded Systems and VLSI Applications.
2. Identify and Apply domain specific hardware and software tools to solve real-world
problems in Electronics and Communication.

3
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

Instructions for Students

Students shall read the points given below for understanding the theoretical concepts and
practical applications.

1. Student shall listen carefully to the teacher about importance of course, curriculum
philosophy, skills to be developed, information about equipment, instruments,
procedure, method of continuous assessment, tentative plan of work in laboratory and
total amount of work to be done in a semester.
2. Student shall undergo study visit of the laboratory for types of equipment, instruments,
material to be used, before performing experiments.
3. Students shall read the write up of each experiment to be performed, a day in advance.
4. Students shall organize the work in the group and make a record of all observations.
5. Students shall understand the purpose of experiment and its practical implications.
6. Student should not hesitate to discuss any difficulty faced during conduct of practical /
exercise.
7. Students shall develop maintenance skills as expected by the industries.
8. Student should develop the habit of pocket discussion/group discussion related to the
experiment/exercises so that exchange of knowledge/skills could take place.
9. Students shall attempt to develop related hands-on-skills and gain confidence.
10. Students shall focus on development of skills rather than theoretical or codified
knowledge.
11. Students shall visit the nearby workshops, workstation, industries, laboratories,
technical exhibitions, trade fair etc. even not included in the Lab Manual.
12. Students shall develop the habit of evolving more ideas, innovations, skills etc. those
included in the scope of the manual.
13. Students shall refer technical magazines, proceedings of the seminars, websites related
to the scope the subjects and update their knowledge and skills with current
development and work on a course project.
14. Students should develop the habit of not to depend totally on teachers by developing
self-learning techniques.

4
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

15. Follow the instructions given by the concerned staff member.

5
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

Guidelines for Teachers

Teachers shall discuss the following points with students before start of any experiment.

1. Learning Overview:
To develop better understanding of importance of the course.
To know related skills to be developed such as intellectual skills and Motor skills.
2. Learning Structure:
Discuss about problem, concept/principle, procedure and applications in systematic way so
that ultimate purpose of learning the course is achieved.
3. Teacher shall ensure that the equipment’s are in working condition before start of
experiment, also keep operating instruction manual available.
4. Explain prior concepts to the students before the start of each experiment.
5. Involve students in the activities during the conduct of each experiment.
6. While recording the observations each student shall be given a chance to perform or observe
the experiment.
7. If the experimental set up has variations in the given circuit diagram, the teachers are advised
to make the necessary changes, wherever needed.
8. Teacher shall continuously assess the performance of students.
9. Teacher should ensure that the respective skills and competencies are developed in the
student after the completion of the practical exercise.
10. Teacher is expected to share the skills and competencies to be developed in the student.
11. Teacher should provide additional knowledge and skills to the students even though that may
not be covered in the manual but are expected from the students by the industries.
12. Teacher may suggest the students to refer additional literature of the Technical papers /
Reference books / Seminar proceeding, etc.
13. During assessment, teacher is expected to ask questions to the students to tap their
achievements regarding related knowledge and skills so that students can prepare while
submitting record of the experiments. Focus should be given on development of skills rather
than theoretical / codified knowledge.
14. Teacher should enlist the skills to be developed in the student that are expected by the
industry.
6
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

15. Teacher should organize Group discussions / brain storming sessions / Seminars to facilitate
the exchange of knowledge amongst students.
16. Teacher should give more focus on hands on skills and should actually share the same.

7
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

Laboratory Guidelines

1. Bring I-card, journal and observation copy.

2. Stand near the allotted table.
3. Maintain silence in the laboratory.
4. Do not tamper with interlock switches or knobs.
5. Do not wander in the lab.
6. Do not write anything on the experiment table or instrument.
7. Operate the instruments smoothly.
8. Turn off all the equipments (when experiment is over) and return the material issued.
9. Do not work with wet clothes or wet hands.
10. Wear shoes.
11. Do not wear loose or flapping clothes.
12. To start with the experiment, check the calibration of the CRO and test all the probes.
13. Turn off the PC when your experiment is over.
14. Every time take the back-up of your work done.
15. Do not install any software on any PC without the permission of the lab In-charge.
16. Do not play games on the PC.
17. Before connecting any external hardware (related to your project) to PC, take the
permission of the lab In-charge.
18. Do not change the settings in the BIOS setup.
19. Do not save your files or create shortcuts on the desktop.
20. Create a new folder and save all your files in that folder only.
21. Do not delete any of system files or folders.
22. Do not delete the files/folders or any type of data of other students.
Name : Pathan Sahil Muniruddin PRN NO. : 12420113
Roll No. : 18 Branch : E&TC
Class : SY (SEDA) Div. : B1

8
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

EXPERIMENT NO. 6

TITLE: RIPPLE COUNTERS

AIM: Design and implement Ripple (Asynchronous) counters using flip-flops.

EQUIPMENT: Power supply (5 V DC) & Logic board.

COMPONENTS: IC 7476, IC 7408.

THEORY:
The digital circuit used for counting pulses is known as counter. It is a sequential circuit.
It is a group of flip-flops with an applied clock signal. They can be modified to measure
frequency or time period.
There are two types of counters: asynchronous counter (also called as ripple counter)
and synchronous counter.

1. Asynchronous Counter:

Asynchronous Up Counter:
All the flip flops used in this counter are negative edge triggered M-S JK flip flops
operated in the toggle mode operation. Output of each J-K flip flop is connected as clock input
to the next flip flop. Input clock signal is applied to the clock input of the first flip-flop, so
output Q0 of first flip-flop changes state at the falling edge of each clock pulse. It acts as a
trigger signal to the next flip-flop FF1 whose output also changes on the falling edge of the Q0.
Other flip flops are also triggered in the similar way by the outputs of the previous flip flops in
the circuit. The simultaneous output of all the flip flops if taken into consideration as a binary
number, with the last flip flop output as M.S.B. and the first flip flop output as L.S.B. There is
increment of binary count at the falling edge of each successive clock pulse. This operation
indicates that the counter is counting number of clock pulses applied to the input of the first flip
flop.
Because of the inherent propagation delay through a flip flop; the transition of the input
clock pulse and a transition of the Q output cannot be triggered simultaneously. This leads to an
asynchronous operation. The clock pulse applied to input of first flip flop is rippled through
other flip flops after propagation delays like a ripple on the water.
The transition in the timing diagram is shown as simultaneous though this is an
asynchronous counter. Practically, there is some small delay between the clock input and the
output of each flip flop. Usually all the clear inputs are connected together, so that a single clear
pulse can clear all the flip flops before counting starts.

9
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

In general, in ripple counter an n flip flop counter has n bit count and states in its count
output if a counter has m states output, it is called as in its count mod (modulo) m counter.

Asynchronous down counter:

In this counter, the output counts in the reverse sequence from maximum count to 0 count
for successive clock pulses. This can be achieved in following two ways:
The output of counter is taken from outputs instead of outputs with the clock connections of the
successive flip flops to the outputs of the previous flip flops maintained as in the up counter case.
OR
The outputs of the flip flops are taken from outputs and clock signals of each flip flop is
connected to the output of the previous flip flop.

Asynchronous B.C.D counter:

Number of state in the count output of the asynchronous ripple up counter i.e. maximum
count of the counter can be modified by forcefully resetting the counter output to 0 count after
completing desired number of states, instead of going through all the states in the output. So in
this case mod n counter has maximum count as n-1. This is done by clearing all the flip flops in
the counter by a common active low clear signal which is generated by the output of the NAND
gate with its inputs connected to those outputs in the count output n corresponding to the high
bits when counter reaches count n it automatically resets to count 0 without showing count n i.e.
it counts only from 0 to n-1 again and again for successive clock pulses. In mod 10 counter or
B.C.D. counter it counts from 0 to 9 again and again. So to obtain this operation i.e., counter
must get reset asynchronously when the output is equal to 1010. Therefore Q3 and Q1 are
connected to the input of the NAND gate. B.C.D. counters can directly interface with the 7
segment display decoders, drivers for direct alphanumerical display output of the count output.

2. Synchronous counter:
In this counter clock inputs of all the flip flop area connected to one common clock
signal unlike the clock connections in the ripple or asynchronous counters outputs of all the flip
flops change synchronously with clock signal.

lC7476 is a dual M-S J-K flip flop IC which are negative edge triggered with two additional
asynchronous active low inputs CLR and PRE as clear and preset inputs respectively.

PROCEDURE:
1. Connect circuits as shown in the logic diagram-
2. Verify the circuit operation by applying the clock pulses.
3. Draw output waveforms synchronized with input clock pulses.

10
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

1. Pin Diagram of IC 7476:

2. 4-bit Binary Ripple Up Counter:

3.4-bit Binary Ripple Down Counter:

11
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

4. BCD Ripple Up Counter:

5. Truth Table of 4-bit Binary Up-Down Counter:

Negative 4-Bit Binary Up 4-Bit Binary Down

Edge Counter Counter

Q3 Q2 Q1 Q0 Q3 Q2 Q1 Q0
0 0 0 0 1 1 1 1

0 0 0 1 1 1 1 0

0 0 1 0 1 1 0 1

0 0 1 1 1 1 0 0

0 1 0 0 1 0 1 1

0 1 0 1 1 0 1 0

0 1 1 0 1 0 0 1

0 1 1 1 1 0 0 0

12
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

1 0 0 0 0 1 1 1

1 0 0 1 0 1 1 0

1 0 1 0 0 1 0 1

1 0 1 1 0 1 0 0

1 1 0 0 0 0 1 1

1 1 0 1 0 0 1 0

1 1 1 0 0 0 0 1

1 1 1 1 0 0 0 0

6. Truth Table of 4-bit BCD Up Counter:

Negative 4-Bit BCD Up 4-Bit BCD Down

Edge Counter Counter

Q3 Q2 Q1 Q0 Q3 Q2 Q1 Q0
0 0 0 0 1 0 0 1

0 0 0 1 1 0 0 0

0 0 1 0 0 1 1 1

0 0 1 1 0 1 1 0

0 1 0 0 0 1 0 1

0 1 0 1 0 1 0 0

0 1 1 0 0 0 1 1

0 1 1 1 0 0 1 0

1 0 0 0 0 0 0 1

1 0 0 1 0 0 0 0

13
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

OUTPUT :
1) 4-bit Binary Ripple Up Counter :

2) 4-bit Binary Ripple Down Counter :

14
 BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE
Departmen Electronics and telecommunication Engineering

3) BCD Ripple Up Counter:

CONCLUSION:
In this practical, we successfully designed and implemented 4-bit ripple (asynchronous)
counters using IC 7476. The counters demonstrated correct counting sequences, with
propagation delays leading to a ripple effect in outputs. The use of NAND gates for
asynchronous resetting allowed effective control over the BCD counter. This exercise reinforced
our understanding of sequential circuits and their real-world applications in digital electronics.

15