Scribd
Upload
5 views

Course Code

Uploaded by

yv5pgh7z84
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
5 views

Course Code

Uploaded by

yv5pgh7z84
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

Course Code Course Title L T P C

BECE102L Digital Systems Design 3 0 0 3


Pre-Requisite Nil
Similar Courses
Module: 1 Digital Logic
Boolean Algebra: Basic definitions, Axiomatic definition of Boolean Algebra, Basic Theorems and
Properties of Boolean Algebra, Boolean Functions, Canonical and Standard Forms, Simplification of
Boolean functions. Gate-Level Minimization: The Map Method (K-map up to 4 variable), Product of
Sums and Sum of Products Simplification, NAND and NOR Implementation. Logic Families: Digital
Logic Gates, TTL and CMOS logic families.
Module: 2 Verilog HDL
Lexical Conventions, Ports and Modules, Operators, Dataflow Modelling, Gate Level Modelling,
Behavioural Modeling, Test Bench.
Module: 3 Design of Combinational Logic Circuits
Design Procedure, Half Adder, Full Adder, Half Subtractor, Full Subtractor, Decoders, Encoders,
Multiplexers, De-multiplexers, Parity generator and checker, Applications of Decoder, Multiplexer
and De-multiplexer. Modeling of Combinational logic circuits using Verilog HDL.
Module: 4 Design of Data Path Circuits
N-bit Parallel Adder/Subtractor, Carry Look Ahead Adder, Unsigned Array Multiplier, Booth
Multiplier, 4-Bit Magnitude comparator. Modeling of data path circuits using Verilog HDL.
Module: 5 Design of Sequential Logic Circuits
Latches, Flip-Flops - SR, D, JK & T, Buffer Registers, Shift Registers - SISO, SIPO, PISO, PIPO, Design of
synchronous sequential circuits: state table and state diagrams, Design of counters: Modulo-n,
Johnson, Ring, Up/Down, Asynchronous counter. Modeling of sequential logic circuits using Verilog
HDL.
Module: 6 Design of FSM
Finite state Machine (FSM): Mealy FSM and Moore FSM, Design Example : Sequence detection,
Modeling of FSM using Verilog HDL.
Module: 7 Programmable Logic Devices
Types of Programmable Logic Devices: PLA, PAL, CPLD, FPGA Generic Architecture.
Module: 8 Contemporary Issues
Textbook(s)
M. Morris Mano and Michael D. Ciletti, Digital Design: With an Introduction to the Verilog HDL and
System Verilog, 2018, 6th Edition, Pearson Pvt. Ltd.
Reference Books
Ming-Bo Lin, Digital Systems Design and Practice: Using Verilog HDL and FPGAs, 2015, 2nd Edition,
Create Space Independent Publishing Platform.
Samir Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, 2009, 2nd edition, Prentice
Hall of India Pvt. Ltd.
Stephen Brown and ZvonkoVranesic, Fundamentals of Digital Logic with Verilog Design, 2013, 3rd
Edition, McGraw-Hill Higher Education.
Question Papers Click Here

Course Code Course Title L T P C

Pre-Requisite
Similar Courses
Module: 1
Module: 2

Module: 3

Module: 4

Module: 5

Module: 6

Module: 7

Module: 8
Textbook(s)

Reference Books

Question Papers Click Here

S. No Course Code Course Title L T P C Link


BECE102L Link
BECE102P Link
BECE103L Link
BECE103P Link
BECE201L Link
BECE202L Link
BECE203L Link
BECE204L Link
BECE205L Link
BECE206L Link
BECE206P Link
BECE207L Link
BECE208E Link
BECE209E Link
BECE301L Link
BECE301P Link
BECE302L
BECE303L
BECE303P
BECE304L
BECE304P
BECE305L
BECE305P
BECE306L
BECE306P
BECE307L
BECE307P
BECE308L
BECE308P
BECE309L
BECE310L
BECE311L
BECE312L
BECE313
BECE314

You might also like