0% found this document useful (0 votes)
21 views15 pages

Azar Animon Logic Report 1-Compressed

Uploaded by

azaranimon
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
21 views15 pages

Azar Animon Logic Report 1-Compressed

Uploaded by

azaranimon
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 15

Report

AND, OR, NAND, NOR, logic


functions to realization with
relays

Date : 2022…………
AND, OR, NAND, NOR logic gates 1

Name of person measuring: ......Azar Animon.......


..................................
Date of measuring: .......14/09/2023........

The purpose of the measurement:


Understanding the operation two variables of AND, OR, NAND, NOR logic
gates. Determining the various operating states.

Used measurement tools:


Power supply: type:..D .Serial number.........................
Button box: type:.............Serial number.........................
Relay box: type:.............Serial number.........................

Measuring method:
Wire the button box and relay box and power supply correctly according to
the color code (data sheet).

Measuring tasks:
Determine the operating states of the each different logic gates. Please draw
the VENN diagrams of different logic gate. Draw truth tables. Draw the logic
gates symbolic mark of EU and US standard. Implement the logic functions
with relays circuits. Describes the functions of the logic gates.

de Morgan theorem: = +

connection between boolean algebra and relay circuits:

S1 opened button default state equal by logical "0"


pushed button equal by logical "1"

S2 closed button

relay coil contacts for relays morse contact


opened contact equal ponated variable (A)
closed contact is equal to negated variable ( )

the logical functions implement by relays contacts (serial , parallel or both circuit)

Function value lamp the lamp is light equal by logical „1”


if not light equal by logical „0”
AND, OR, NAND, NOR logic gates 2

The measured values in table.


In1 In2 ANDout In1 In2 ORout
0 0 0 0 0 0
0 1 0 0 1 1
1 0 0 1 0 1
1 1 1 1 1 1

In1 In2 NANDout In1 In2 NORout


0 0 1 0 0 1
0 1 1 0 1 0
1 0 1 1 0 0
1 1 0 1 1 0

VENN diagrams (theory of pile):


AND GATE: NAND Gate:

Left A, Right B Left A, Right B

OR GATE:
NOR GATE:
Left A,Right B
Left A, Right B

Build the electrical circuits in Multisim as well and


check the truth tables. Here you should add and explain the circuits of
your own!!!
AND, OR, NAND, NOR logic gates 3

AND GATE:

(Fig 1)

If we consider S1 and S2 as inputs where open status is 0 and closed is


1, we can observe that depending on the combination a certain event
needs to be achieved in order to receive an output of 1. In this circuit
the output 1 is considered to be the light switching on.

When both switches are open it can be observed that the input being
made is S1=0 and S2=0, This results in the X (output) being 0 as it is off.
(can be observed in above fig 1)
AND, OR, NAND, NOR logic gates 4

(Fig 2)

When one switch is closed (either S1=0 and S2=1 or vice-versa) the X
results in 0 as well, with the light being closed. (Seen in fig 2 above)

(Fig 3)

When both switches are closed the input made is S1=1 and S2=1, this
results in X being 1. What we can determine from this is that both
events, S1 and S2, must occur and input 1 in order for the event to be
satisfied and a output to occur. (Note Fig 3)

NAND Gate:
AND, OR, NAND, NOR logic gates 5

(Fig 4)

Here the relays used are normally closed there fore the significance of
the switches are varied. When closed the relay’s electromagnet is
energized and pulls the contact, disconnecting the circuit.

However this will not change the input values of the switch, so open is
still 0 and closed is still 1.
When both switches are open it can be observed that the input being
made is S3=0 and S4=0, however unlike the AND gate the X output
received is 1 resulting in the light to be active/ on. (seen in above; Fig 4)
AND, OR, NAND, NOR logic gates 6

(Fig 5)

When only one switch is closed the output X is 1 as well.


(seen in Fig 5, above)

(Fig 6)

However, when both switches are open it can be seen that the output is
0 with the light being on. (Seen in Fig 6)

Comparing these results with the AND gate it can be noticed that the
events that allow for a positive output is the opposite of the AND gate
therefore it can be concluded that it is a NOT AND gate or NAND for
short. It will allow for any combination of inputs except for both inputs
being 1 (true).

OR GATE:
AND, OR, NAND, NOR logic gates 7

(Fig 7)

Similar to AND and NAND gates OR gates have 2 inputs as well and so
we can follow the same system where 1 is closed and 0 is open.

When both switches are open it can be observed that the input being
made is S1=0 and S2=0, this results in an output of X being 0 with the
light being switched off. Therefore when the events are both false the
event is not met.(seen in Fig 7)

(Fig 8)
AND, OR, NAND, NOR logic gates 8

When either switch is closed, the output X is 1, with the light being
switched on. (Fig 8; above)

(Fig 9)

When both switches are closed it can be seen that the output remains 1
with the light being on. (Seen in Fig 9)

From these results the required conditions can be determined being that
only one inputs need to be true for the output of the OR gate to be
positive.

NOR GATE:
AND, OR, NAND, NOR logic gates 9

`
(Fig 10)

Similar to the NAND GATE the circuit above uses normally closed
relays.

When both switches are open it can be observed that the input being
made is S3=0 and S4=0 once again, however now the output made is X=1
where the light is on.( Shown on fig 10)
AND, OR, NAND, NOR logic gates 10

(Fig 11)

When either input is true, the output of X is 0, with the switch being off.(
seen in Fig 11)

(Fig 12)

And finally it can be seen that when both inputs are true/ 1 the output of
X is 0.( Seen in Fig 12)

When compared to the results of the OR GATE it can easily be


understood that the results of the NOR gate are the opposite. This
means that only one event will be accepted by the gate which is when
both inputs are false/0.

Conclusion:

From these circuits and truth tables we can see the purpose of the logic
gates are to permit and accept specific combination of events from
occurring in for a specific event to take place. These gates allow
operations on larger scales to run smoothly and reduce the requirement
of human intervention. A combination of these logic gates can allow for
more complex inputs to be taken into consideration and provide a much
more accurate response to a problem or task. These are a vital
component and concept in electrical engineering as well as
mechatronical engineering that allows for many advancments to be
made.
AND, OR, NAND, NOR logic gates 11

Write a practical example where a function is used:

Examples of logic gates are everywhere such as memory devices on


laptops, phones and other devices , or household appliances such as
washing machines and microwaves.

AND Gate: Login Credentials system, as both inputs must be true to


allow the user to access whatever is behind it.

NAND Gate: Anti theft system that is triggered (outputting 0) when any
discrepancy found

OR Gate: Temperature sensor, if the temperature falls below or rises


above a certain value it will trigger an event.

NOR Gate:
Can be used in a mixer tank to control the amount of liquid/ingredients
dispensed within the tank.
AND, OR, NAND, NOR logic gates 12

Using the Button box to Power supply to physically recreate logic gates:

AND GATE:

Video Explanation of how the AND gate functions and proving its
functionality:

WhatsApp Video 2023-09-22 at 16.04.13.mp4


AND, OR, NAND, NOR logic gates 13

NAND GATE:

Video Explanation of how the NAND gate functions and proving its
functionality:

VID_20230921_150520456.mp4

OR GATE:

Video Explanation of how the OR gate functions and proving its functionality:
AND, OR, NAND, NOR logic gates 14

VID_20230921_152635038.mp4

NOR GATE:

Signature:

You might also like