0% found this document useful (0 votes)
10 views2 pages

Cmos M.tech Lab Schedule

Uploaded by

Sureshbabu P
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
10 views2 pages

Cmos M.tech Lab Schedule

Uploaded by

Sureshbabu P
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

SRI VENKATESWARA COLLEGE OF

ENGINEERING
Karakambadi Road, Tirupati - 517507
Department of Electronics & Communication
Engineering (ECE)

Regular Lab External Examinations MARCH-2023 – Time Table

Name of the Lab


CMOS DIGITAL IC DESIGN LAB-EC20DPC115
With code
Class I M.Tech I-Sem-VLSID
Name of the
Dr. G . SUJATHA
Examiner – 1
Name of the
Dr. G. CHANDRAIAH
Examiner - 2

Examination Schedule:

Batch Date Reporting Time Hall Ticket numbers of No. of students


No the allotted students

9.30 AM 22BFD57001
28.03.2023
1 To TO 5
(TUE)
12:30 PM 22BFD57005

Total 5

HOD PRINCIPAL
SRI VENKATESWARA COLLEGE OF
ENGINEERING
Karakambadi Road, Tirupati - 517507
Department of Electronics & Communication
Engineering (ECE)

Regular Lab External Examinations MARCH-2023 – Time Table


Name of the
Lab CMOS DIGITAL IC DESIGN LAB-EC20DPC115
With code

Class I M.Tech I-Sem-VLSID

3203
Venue

Examination Schedule:

Batch Date Reporting Time Hall Ticket numbers of No. of students


No the allotted students

9.30 AM 22BFD57001
28.03.2023
1 To TO 5
(TUE)
12:30 PM 22BFD57005

Total 5

HOD PRINCIPAL

You might also like