INDEX

Sr no. Parameters Page

no.
1 Introduction
2 Demultiplexer (Demux)

3 What is Demultiplexer?

4 1-to-2 Demultiplexer

5 1-to-4 Demultiplexer

6 1-to-8 Demultiplexer

7 Implementing 1-to-8 Demux using Two 1-to-4

Demultiplexers

8 Applications of Demultiplexer

9 Conclusion

10 References

1
 INTRODUCTION

Demultiplexers (DEMUX) are fundamental components in digital electronics, serving the

purpose of directing a single input signal to one of several output lines based on select input
lines. A 1-to-8 demultiplexer specifically channels one input to one of eight outputs, utilizing
three select lines to determine the output path. The efficient design and implementation of
such circuits are essential in a wide array of applications, including data routing in
communication systems, signal distribution, and resource allocation in microcontrollers.

This microproject focuses on the implementation of a 1-to-8 DEMUX using two cascaded 1-
to-4 DEMUX units. The reason for selecting the 1-to-4 DEMUX as a building block lies in its
simpler design and ease of understanding. A 1-to-4 DEMUX takes one input and routes it to
one of four outputs, based on two select lines. By connecting two of these units, we can
effectively extend our capabilities to eight outputs, thereby creating a 1-to-8 DEMUX.

The first stage involves connecting the input signal to the first 1-to-4 DEMUX. Here, two of
the three select lines determine which of the four outputs (let's label them Y0 to Y3) will be
activated. The outputs of this first DEMUX will serve as inputs to the second stage. The
remaining select line will control the second 1-to-4 DEMUX, which takes the outputs from
the first DEMUX and routes the signal to one of the four final outputs (Y4 to Y7).

This cascading technique not only simplifies the implementation process but also
emphasizes the principles of modular design in digital circuits. By using smaller, manageable
components, we can create more complex systems with enhanced reliability and easier
troubleshooting.

In addition to exploring the theoretical aspects of the DEMUX operation, this project will
also involve practical implementation, including circuit diagrams and simulation using
software tools. We will analyze the performance of the implemented DEMUX and validate
its functionality through various test cases.

Through this project, we aim to deepen our understanding of digital logic design, the utility
of demultiplexers in data handling, and the importance of modularity in circuit design. By
the end of this project, participants will not only have hands-on experience but also a solid
grasp of how to efficiently implement complex digital systems.

2
 Demultiplexer (Demux)

1. The action or operation of a demultiplexer is opposite to that of the multiplexer. As

inverse to the MUX, demux is a one-to-many circuit. With the use of a demultiplexer,
the binary data can be bypassed to one of its many output data lines.

2. Demultiplexers are mainly used in Boolean function generators and decoder circuits.
Different input/output configuration demultiplexers are available in the form of
single integrated circuits (ICs).

3. Also, the facility of cascading two or more IC circuits helps to generate multiple
output demultiplexers. Let us get a brief idea of demultiplexers and its types.

What is Demultiplexer?

A demultiplexer (DEMUX) is a digital switching device that routes a single input signal to one
of several output lines based on select control signals. Essentially functioning as a data
distributor, it allows multiple outputs to be connected to a single data source. The operation
of a DEMUX is characterized by its select lines, which determine which output will receive
the input signal. For instance, a 1-to-4 DEMUX has one input and four outputs, with two
select lines that can represent four different binary combinations.
When a specific combination is selected, the corresponding output is activated while all
others remain inactive. DEMUXes are widely utilized in applications such as data
communication, signal routing, and digital signal processing.
They are essential for efficiently managing data flow in systems where multiple devices
share a single data line. Additionally, demultiplexers can be cascaded to form larger
configurations, like a 1-to-8 DEMUX, allowing for scalable designs. These circuits are
commonly available as integrated circuits (ICs), simplifying implementation and enhancing
reliability.
The versatility of DEMUXes makes them valuable in various electronic systems, and they are
often used in educational contexts to teach fundamental concepts of digital logic design.
Understanding the operation and applications of demultiplexers is crucial for anyone
working in the field of electronics and digital systems

3
Demultiplexers are also called as data distributors, since they transmit the same data which
is received at the input to different destinations.
Thus, a demultiplexer is a 1-to-N device where as the multiplexer is an Nto-1 device. The
figure below shows the block diagram of a demultiplexer or simply a DEMUX.
It consists of 1 input line; n output lines and m select lines. In this, m selection lines are
required to produce 2m possible output lines (consider 2m = n). For example, a 1-to-4
demultiplexer requires 2 (22) select lines to control the 4 output lines.

These are available in different IC packages and some of the most commonly used
demultiplexer ICs includes 74139 (dual 1:4 DEMUX), 73136 (1:8 DEMUX), 74154 (1:16
DEMUX), 74159 (1:16 DEMUX open collector type), etc.

4
 1-to-2 Demultiplexer
A 1-to-2 demultiplexer consists of one input line, two output lines and one select line. The
signal on the select line helps to switch the input to one of the two outputs. The figure
below shows the block diagram of a 1-to-2 demultiplexer with additional enable input.
In the figure, there are only two possible ways to connect the input to output lines, thus
only one select signal is enough to do the demultiplexing operation. When the select input is
low, then the input will be passed to Y0 and if the select input is high then the input will be
passed to Y1.

The truth table of a 1-to-2 demultiplexer is shown below in which the input is routed to Y0
and Y1 depends on the value of select input S.
In the table output Y1 is active when the combination of select line and input line are active
high, i.e., S F = 11. Therefore, the output Y1 = SF and similarly the output Y0 is equal to S ̅ F.

From the above truth table, the logic diagram of this demultiplexer can be designed by using
two AND gates and one NOT gate as shown in below figure. When the select lines S=0, AND
gate A1 is enabled while A2 is disabled.
Then, the data from the input flows to the output line Y1. Similarly, when S=1, AND gate A2
is enabled and AND gate A1 is disabled, thus data is passed to the Y0 output.

5
 1-to-4 Demultiplexer

A 1-to-4 demultiplexer (DEMUX) is a digital circuit that routes a single input signal to one of
four output lines, determined by two select lines. The two select lines can represent four
different combinations (00, 01, 10, 11), each corresponding to one of the outputs (Y0, Y1,
Y2, Y3). When a particular combination is selected, the corresponding output is activated
while all others remain inactive. The design of a 1-to-4 DEMUX typically involves using logic
gates, such as AND and NOT gates, to create the necessary conditions for activating specific
outputs based on the select lines.
This demultiplexer is also called as a 2-to-4 demultiplexer which means that two select lines
and 4 output lines. The block diagram of 1:4 DEMUX is shown below.

The truth table of this type of demultiplexer is given below. From the truth table it is clear
that, when S1=0 and S0= 0, the data input is connected to output Y0 and when S1= 0 and
s0=1, then the data input is connected to output Y1.
Similarly, other outputs are connected to the input for other two combinations of select
lines.

6
From the table, the output logic can be expressed as min terms and are given below.

Where D is the input data, Y0 to Y3 are output lines and S0 & S1 are select lines.
From the above Boolean expressions, a 1-to-4 demultiplexer can be implemented by using
four 3-input AND gates and two NOT gates as shown in figure below. The two selection lines
enable the particular gate at a time.
So depends on the combination of select inputs, input data is passed through the selected
gate to the associated output.

This type of demultiplexer is available in IC form and a typical IC 74139 is most commonly
used dual 1-to-4 demultiplexer. It has two independent demultiplexers and each DEMUX
accepts two binary inputs as select lines and four mutually exclusive active-low outputs.
Both demultiplexers share a common set of selection lines so they are selected in parallel.
Also, each demultiplexer consists of enable pin or data input, for one demultiplexer it is
active high data input and for other it is active low data input.

7
 1-to-8 Demultiplexer

The below figure shows the block diagram of a 1-to-8 demultiplexer that consists of single
input D, three select inputs S2, S1 and S0 and eight outputs from Y0 to Y7.
It is also called as 3-to-8 demultiplexer due to three select input lines. It distributes one
input line to one of 8 output lines depending on the combination of select inputs.

The truth table for this type of demultiplexer is shown below. The input D is connected with
one of the eight outputs from Y0 to Y7 based on the select lines S2, S1 and S0.
For example, if S2S1S0=000, then the input D is connected to the output Y0 and so on.

8
From this truth table, the Boolean expressions for all the outputs can be written as follows.

From these obtained equations, the logic diagram of this demultiplexer can be implemented
by using eight AND gates and three NOT gates as shown in below figure. The different
combinations of the select lines, select one AND gate at given time , such that data input will
appear at a particular output.

A typical IC74237 is a 1-to-8 demultiplexer that consists of latches at three select inputs. The
pin out of this IC is given below.
The pins A0 to A2 are data inputs, Y0 to Y7 are demultiplexer outputs, E1&E2 are active-low
data enable and active-high data enable pins respectively, LE is the latch enable input, Vcc
and GND terminals are positive supply voltage and ground terminals.
With a 3-bit storage latch, this IC combines the 3-to-8 decoder function.

9
 Implementing 1-to-8 Demux using Two 1-to-4 Demultiplexers

When the application requires a large demultiplexer with more number of output pins, then
we cannot implement by a single integrated circuit. In case if more than 16 output pins are
needed, then two or more demultiplexer ICs are cascaded to fulfill the requirement.
For example, if the application needs 32 output lines from a DEMUX, then we cascade two
1:16 demultiplexers or three 1:8 demultiplexers. Therefore, by cascading the two or more
demultiplexers, a large demultiplexer can be implemented.
Consider the case that a 1-to-8 demultiplexer can be implemented by using two 1-to-4
demultiplexers with a proper cascading.

In the above figure, the highest significant bit A of the selection inputs are connected to the
enable inputs such that it is complemented before connecting to one DEMUX and to the
other it is directly connected.
By this configuration, when A is set to zero, one of the output lines from Y0 to Y3 is selected
based on the combination of select lines B and C.
Similarly, when A is set to one, based on the select lines one of the output lines from Y4 to
Y7 will be selected.

10
 Applications of Demultiplexer

Since the demultiplexers are used to select or enable the one signal out of many, these are
extensively used in microprocessor or computer control systems such as
 Selecting different IO devices for data transfer
 Choosing different banks of memory
 Depends on the address, enabling different rows of memory chips
 Enabling different functional units.

Other than these, demultiplexers can be found in a wide variety of application such as
 Synchronous data transmission systems
 Boolean function implementation (as we discussed full subtractor function above)
 Data acquisition systems
 Combinational circuit design
 Automatic test equipment systems
 Security monitoring systems (for selecting a particular surveillance camera at a time), etc.

Conclusion
This project demonstrates the practicality and versatility of demultiplexers in various
applications, from data routing in communication systems to signal management in
microcontrollers. The cascading technique employed allows for scalability, enabling
designers to create larger demultiplexing systems without compromising on simplicity or
reliability.

Overall, the hands-on experience gained from this implementation reinforces foundational
concepts in digital logic design, providing valuable insights into circuit design,
troubleshooting, and practical applications. Understanding the operation of a 1-to-8 DEMUX
not only enhances technical skills but also prepares individuals for more advanced studies in
electronics and digital systems.

11
 References

1. Demultiplexer (Demux) (electronicshub.org)

2. Digital Techniques Book
3. www.google.com
4. www.watelectronics.com
5. https://www.javatpoint.com/de-multiplexer-digital-electronics

12