0% found this document useful (0 votes)
12 views2 pages

Exercise 2

computer organization and design solution 4th edition quiz

Uploaded by

aliverbe34
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
12 views2 pages

Exercise 2

computer organization and design solution 4th edition quiz

Uploaded by

aliverbe34
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Computer Engineering |

2019 Semester 1
Ab. Hamraz

Exercise Sheet 2
Deadline: Sunday 22.September.2019

Write homework number and your name & ID on your file.


For Example: Homework 02
Ab. Razzaq Hamraz 20315
Exercise 1.8
Suppose we have developed new versions of a processor with the following characteristics.

1.8.1 [5] <1.5> How much has the capacitive load varied between versions if the
dynamic power has been reduced by 10%? (C /C ) 2 1

1.8.2 [5] <1.5> How much has the dynamic power been reduced if the capacitive load
does not change?
1.8.3 [10] <1.5> Assuming that the capacitive load of version 2 is 80% the capacitive
load of version 1, find the voltage for version 2 if the dynamic power of version 2 is
reduced by 40% from version 1.

Suppose that the industry trends show that a new process generation varies as follows.

1.8.4 [5] <1.5> Find the scaling factor for the dynamic power.
1.8.5 [5] <1.5> Find the scaling of the capacitance per unit area unit.
1.8.6 [5] <1.5> Assuming a Core 2 processor with a clock rate of 2.667 GHz, a power
consumption of 95 W, and a voltage of 1.1 V, find the voltage and clock rate of this
processor for the next process generation.
Exercise 1.9
Although the dynamic power is the primary source of power dissipation in CMOS, leakage
current produces a static power dissipation V × Ileak. The smaller the onchip dimensions, the
more significant is the static power. Assume the figures shown in the following table for static
and dynamic power dissipation for several generations of processors.

1.9.1 [5] <1.5> Find the percentage of the total dissipated power comprised by static power.

1.9.2 [5] <1.5> If the total dissipated power is reduced by 10% while maintaining the static to
total power rate of problem 1.9.1, how much should the voltage be reduced to maintain the same
leakage current?
1.9.3 [5] <1.5> Determine the ratio of static power to dynamic power for each technology.
Consider now the Total power dissipation of different versions of a given processor for three
different voltages given in the following table.

1.9.4 [5] <1.5> Determine the static power at 0.8 V, assuming a static to dynamic power ratio of
0.6.

1.9.5 [5] <1.5> Determine the static and dynamic power dissipation assuming the rates obtained
in problem 1.9.1.
*1.9.6 [10] <1.5> Determine the geometric mean of the power variations between versions.

Exercise 1.11
The following table shows manufacturing data for various processors.

1.11.1 [10] <1.7> Find the yield.


1.11.2 [5] <1.7> Find the cost per die.
1.11.3 [10] <1.7> If the number of dies per wafer is increased by 10% and the defects
per area unit increases by 15%, find the die area and yield.

You might also like