Scribd
Upload
11 views5 pages

CH 10

Uploaded by

Aliaa Tarek Ali
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
11 views5 pages

CH 10

Uploaded by

Aliaa Tarek Ali
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 5

Memory Interfacing with Intel Microprocessors

Study Guide

1 Introduction to Memory Interfacing


Interfacing memory to a microprocessor is essential for creating functional
embedded systems. This chapter will guide you through the types of memory,
their interfacing techniques, error correction mechanisms, and the importance
of decoding when working with Intel microprocessors. By the end of this
chapter, you should be well-prepared to handle memory interfacing in real-
world applications.

1.1 Types of Memory Devices


Memory can broadly be categorized into volatile and non-volatile memory.
This section explains the essential characteristics of each type of memory.

1.1.1 Read-Only Memory (ROM)


ROM is used for storing permanent data. Since the data is retained even
when power is lost, it is suitable for storing firmware and other critical system
code. Types of ROM include:

• PROM (Programmable ROM): Can be programmed once after


manufacture.

• EPROM (Erasable Programmable ROM): Can be erased using


UV light and reprogrammed.

• EEPROM (Electrically Erasable Programmable ROM): Can


be erased and programmed electrically, often used for storing small
amounts of configuration data.

1
• Flash Memory: A type of EEPROM that allows blocks of data to be
erased and rewritten.

1.1.2 Random Access Memory (RAM)


RAM is volatile memory, meaning that its contents are lost when power is
removed. It is used for temporary data storage and is essential for system
operations that require fast data access. Types of RAM include:

• SRAM (Static RAM): Does not require refreshing and is faster than
DRAM. It is more expensive and is often used in cache memory.

• DRAM (Dynamic RAM): Requires periodic refreshing and is slower


than SRAM, but it is more cost-effective for larger memory sizes. Used
for main memory in most systems.

1.1.3 Flash Memory


Flash memory is a non-volatile memory that is used for both read and write
operations. It is commonly found in embedded systems, smartphones, USB
drives, and SD cards. Flash memory can be erased and rewritten in blocks,
making it more versatile than other ROM types.

1.2 Memory Pin Connections


To successfully interface memory with a microprocessor, you must under-
stand the basic pin configurations of memory devices:

• Address Inputs: Determine the specific memory location being ac-


cessed.

• Data Inputs/Outputs: Carry the actual data being written to or


read from memory.

• Control Signals: Manage memory operations and include signals like:

– Chip Select (CS): Enables the memory chip.


– Output Enable (OE): Activates data output.
– Write Enable (WE): Allows data to be written to memory.

2
1.3 Memory Decoding Techniques
Memory decoding is essential for selecting the correct memory device or
memory location in systems with multiple memory components. Key meth-
ods include:

1.3.1 Simple NAND Gate Decoder


A NAND gate can be used to combine address lines, ensuring that the mem-
ory chip is selected only when certain conditions are met. This method is
suitable for small systems with limited memory.

1.3.2 74LS138 3-to-8 Line Decoder


The 74LS138 IC is a common decoder used to decode address ranges in
memory systems. It allows for the selection of multiple memory devices or
blocks.

1.3.3 Programmable Logic Devices (PLD)


For larger systems with many memory devices, programmable logic devices
(PLDs) allow flexible memory decoding, making them suitable for more com-
plex designs.

1.4 Interfacing RAM and ROM with Intel Micropro-


cessors
1.4.1 Interfacing ROM
When interfacing ROM with the 8086 or 8088 microprocessor, the address
bus and data bus must be connected properly. The chapter explains:

• How to connect the address lines to the ROM.

• Decoding logic to select the correct memory address.

• Timing diagrams that show when data is valid on the data bus.

3
1.4.2 Interfacing RAM
RAM is interfaced in much the same way as ROM, with the addition of the
Write Enable (WE) control signal to allow data to be written. The chapter
provides:
• Diagrams showing the connection of address, data, and control lines.
• Example circuits for SRAM and DRAM interfacing.

1.5 Error Detection and Correction


Error detection and correction are critical for ensuring data integrity in mem-
ory systems. Common techniques include:
• Parity Bits: Add a single bit to each data word, allowing detection
of single-bit errors.
• ECC (Error-Correcting Code): Detects and corrects single-bit er-
rors and detects multi-bit errors. Often used in server systems and
high-reliability applications.

1.6 Interfacing with Different Bus Widths


Microprocessors can have different data bus widths (8-bit, 16-bit, or 32-bit),
and interfacing memory with these systems requires special consideration:

1.7 8-bit Bus Systems (e.g., 8088)


In an 8-bit system, the data bus transfers one byte at a time. Memory
interfacing is relatively simple, and the chapter provides detailed examples
of connecting 8-bit EPROMs and SRAMs to the 8088.

1.7.1 16-bit Bus Systems (e.g., 8086, 80186, 80286)


In a 16-bit system, data is transferred two bytes at a time. The chapter
explains how to:
• Divide the data bus into high and low byte banks.
• Use the Bus High Enable (BHE) signal to select between high and low
bytes.

4
1.7.2 32-bit Bus Systems (e.g., 80386, 80486)
The chapter covers interfacing with 32-bit processors, which requires more
complex address decoding and bus management due to the wider data paths.

1.8 Modern Memory Systems: ECC and DDR


Modern memory systems use more advanced memory technologies like DDR
(Double Data Rate) RAM and ECC memory for error correction. This sec-
tion covers:

• DDR RAM: Offers twice the data transfer rate of regular SDRAM
by transferring data on both the rising and falling edges of the clock
signal.

• ECC Memory: Used in servers and critical systems, ECC memory


adds redundancy to detect and correct single-bit errors.

2 Conclusion
This chapter has introduced the key concepts needed to interface memory
with Intel microprocessors. You have learned about different types of mem-
ory, how to decode memory addresses, and how to interface memory with
both 8-bit and 16-bit microprocessors. Understanding these concepts will al-
low you to design reliable and efficient memory systems in embedded designs.

You might also like