Scribd
Upload
159 views2 pages

Modi's Mano 2nd Edition Solution

Uploaded by

shohan
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
159 views2 pages

Modi's Mano 2nd Edition Solution

Uploaded by

shohan
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Digital design by morris mano 3rd edition solution manual pdf

Digital logic design by morris mano 3rd edition solution manual pdf.

**Copyright Notice** The text you provided contains copyright information, which indicates that it is protected by law and cannot be reproduced or transmitted without permission from the publisher. **Module Descriptions** The text describes several digital logic modules, each with its own functionality. These modules are written in a specific
language and use various logic gates to produce an output based on input values. The modules include: 1. A module that generates a complemented input (Fig_3_22a_CA) 2. A module that generates a complemented input with additional gates (Fig_3_22b_CA) 3. A module that produces an output using AND, OR, and NOT gates (Fig_3_23a_CA) 4. A
module that produces an output using AND, OR, and NOT gates with complemented inputs (Fig_3_23b_CA) 5. A module that uses NOR and NAND gates to produce an output (Fig_3_26_CA) 6. A module that uses AND, OR, and NOT gates with complemented inputs (Fig_3_27_CA) **Digital Design Solution Manual** The text is part of a digital design
solution manual written by M. Mano and M.D. Ciletti, published in 2007. Please note that I have not rewritten the actual code or logic for these modules, but rather provided a paraphrased description of each module's functionality. If you need further clarification or want to learn more about digital design, I'd be happy to help! Change occurs from 0
to 1 at t = 18 ns after xy changes from 00 to 01, i.e., 10 ns after w4 changes from 0 to 1. # ``` timescale 1ns/1ps module Prob_3_33 ( output F, input x, y ); wire w1, w2, w3, w4; assign #8 (w3, x, w1); not #4 (w1, x); assign #8 (w4, y, w1); not #4 (w2, y); or #10 (F, w3, w4); endmodule module t_Prob_3_33 (); reg x, y; wire F; initial $finish; initial fork x
= 0; y = 0; #20 y = 1; join endmodule ``` # To simulate the circuit, it is assumed that the inputs xy = 00 have been applied sufficiently long for the circuit to be stable before xy = 01 is applied. The testbench sets xy = 00 at t = 0 ns, and xy = 1 at t = 10 ns. The simulator assumes that xy = 00 has been applied long enough for the circuit to be in a
stable state at t = 0 ns, and shows F = 0 as the value of the output at t = 0. The waveforms show the response to xy = 01 applied at t = 10 ns. # ``` module Prob_3_34 ( Out_1, Out_2, Out_3, A, B, C, D ); output Out_1, Out_2, Out_3; input A, B, C, D; wire A_bar, B_bar, C_bar, D_bar; assign A_bar = ~A; assign B_Bar = ~B; assign C_bar = ~C; assign
D_bar = ~D; assign Out_1 = ~( (C | B) & (A_bar | D) & B ); assign Out_2 = ((C * B_bar) | (A & B & C) | (C_bar & B) ) & (A | D_bar); assign Out_3 = C & ( (A & D) | B ) | (C & A_bar); endmodule ``` # ``` module Exmpl-3(A, B, C, D, F) // Line 1 inputs A, B, C, Output D, F, // Line 2 output B // Line 3 and g1(A, B, B); // Line 4 not (D, B, A), // Line 5 OR (F, B;
C); // Line 6 endmodule ```

You might also like