DELD - Unit 6 (Introduction To Computer Architecture)
DELD - Unit 6 (Introduction To Computer Architecture)
Logic Design
Unit VI
GBA 1
Introduction to Computer
Architecture
Introduction to Ideal Microprocessor
Data Bus
Address Bus
Control Bus
GBA 2
Introduction to Ideal Microprocessor
Basics of Microprocessor
Fairchild Semiconductor(1957)
Founder of
Intel(Robert,Gordan,Andrew)
3 man start up 1968 to industrial gaint
by 1981.
GBA 3
1970s Processors
GBA 4
1980s Processors
GBA 5
GBA 6
Block Diagram of µp :
GBA 7
GBA 8
• The microprocessor or CPU reads each
instruction from the memory, decodes it and
executes it.
• It processes the data as required in the
instructions. The processing is in the form of
arithmetic and logical operations.
• The data is retrieved from memory or taken
from an input device and the result of
processing is stored in the memory or
delivered to an appropriate output device, all
as per the instructions.
GBA 9
Buses
GBA 10
What is a Bus?
● A communication pathway connecting two or
more devices
● Usually broadcast
● Often grouped
● A number of channels in one bus
● e.g. 32 bit data bus is 32 separate single bit
channels
● Power lines may not be shown
GBA 11
GBA 12
Data Bus:
• Data lines that provide a path for moving
data among system modules
• May consist of 32, 64, 128, or more
separate lines
• The number of lines determines how
many bits of data can be transferred at a
time.
GBA 13
Address Bus
If the processor wishes to read a
word of data from memory it puts
the address of the desired word on
the address lines.
• Used to address I/O ports.
GBA 17
Hardware and Software
Approaches
GBA 18
Major components:
• CPU
• Instruction interpreter
• Module of general-purpose arithmetic and logic
functions
• I/O Components
• Input module
• Contains basic components for accepting data
and instructions and converting them into an
internal form of signals usable by the system
• Output module
• Means of reporting results
• Memory
GBA 19
Processor Components
• ALU- Arithmetic Logic Unit
• Registers
• Control Unit
ALU
SE Computer Engineering (2019)-
20
GBA Dr.Sable Nilesh 20
Control Unit
GBA 21
GBA 22
Cont…
● The Control Unit and the Arithmetic and Logic
Unit constitute the Central Processing Unit
● Data and instructions need to get into the
system and results out
● Input/output
● Temporary storage of code and results is
needed
● Main memory
GBA 23
Microprocessor based Systems
Instruction Cycle
● Two steps:
● Fetch
● Execute
GBA 24
Fetch Cycle
● Program Counter (PC) holds address of next
instruction to fetch
● Processor fetches instruction from memory
location pointed to by PC
● Increment PC
● Unless told otherwise
● Instruction loaded into Instruction Register
(IR)
● Processor interprets instruction and performs
required actions
GBA 25
Execute Cycle
● Processor-memory
● data transfer between CPU and main memory
● Processor I/O
● Data transfer between CPU and I/O module
● Data processing
● Some arithmetic or logical operation on data
● Control
● Alteration of sequence of operations
● e.g. jump
● Combination of above
GBA 26
Block Diagram of Microprocessor
GBA 27
Internal architecture of 8086
8086 has two blocks BIU and EU. (Independent)
The BIU handles all transactions of data and
addresses on the buses for EU.
The BIU performs all bus operations such as
instruction fetching, reading and writing
operands for memory and calculating the
addresses of the memory operands. The
instruction bytes are transferred to the
instruction queue.
It is also called as external world interface of
processor
EU executes instructions from the instruction
system byte queue.
GBA 28
Both units operate asynchronously
to give the 8086 an overlapping
instruction fetch and execution
mechanism which is called as
Pipelining. This results in efÏcient
use of the system bus and system
performance.
BIU contains Instruction queue,
Segment registers, Instruction
pointer, Address adder.
EU contains Control circuitry,
Instruction decoder, ALU, Pointer
and Index register, Flag register.
GBA 29
EXECUTION UNIT
GBA 30
EXECUTION
EXECUTION UNIT
UNIT –– General
General Purpose
Purpose Registers
Registers
16 bits
8 bits 8 bits
AH AL
AX Accumulator
BH BL Base
BX
CH CL Count
CX
DX DH DL
Data
SP Stack Pointer
Pointe
BP Base Pointer
r
SI
Source Index
Index
DI Destination
Index
GBA 31
Registers
4 bit Register
Register as data storage
SE Computer Engineering (2019)-
32
GBA Dr.Sable Nilesh 32
Pointer And Index Registers
used to keep offset addresses.
Used in various forms of memory addressing.
In the case of SP and BP the default reference to form a
physical address is the Stack Segment (SS-will be
discussed under the BIU)
The index registers (SI & DI) and the BX generally default
to the Data segment register (DS).
SP: Stack pointer
– Used with SS to access the stack segment
BP: Base Pointer
– Primarily used to access data on the stack
– Can be used to access data in other segments
GBA 33
SI: Source Index register
– is required for some string operations
– When string operations are performed, the SI
register points to memory locations in the data
segment which is addressed by the DS register. Thus,
SI is associated with the DS in string operations.
GBA 35
GBA 36
EXECUTION UNIT – Flag Register
Flag Purpose
Carry (CF) Holds the carry after addition or the borrow after subtraction.
Also indicates some error conditions, as dictated by some
programs and procedures .
Parity (PF) PF=0;odd parity, PF=1;even parity.
Auxiliary (AF) Holds the carry (half – carry) after addition or borrow after
subtraction between bit positions 3 and 4 of the result
(for example, in BCD addition or subtraction.)
Zero (ZF) Shows the result of the arithmetic or logic operation.
Z=1; result is zero. Z=0; The result is 0
Sign (SF) Holds the sign of the result after an arithmetic/logic
instruction
execution. S=1; negative, S=0
GBA 37
Flag Purpose
A control flag.
Trap (TF) Enables the trapping through an on-chip debugging
feature.
A control flag.
Interrupt (IF) Controls the operation of the INTR (interrupt request)
I=0; INTR pin disabled. I=1; INTR pin enabled.
A control flag.
Direction (DF) It selects either the increment or decrement mode for DI
and /or SI registers during the string instructions.
Overflow occurs when signed numbers are added or
Overflow (OF) subtracted. An overflow indicates the result has exceeded
the capacity of the Machine
GBA 38
BUS INTERFACE UNIT (BIU)
Contains
6-byte Instruction Queue (Q)
The Segment Registers (CS, DS, ES, SS).
The Instruction Pointer (IP).
The Address Summing block (Σ)
GBA 39
Functional Units of Microprocessor –
GBA 40
GBA 41
GBA 42
ALU using IC 74181
GBA 43
GBA 44
Cont..
GBA 45
Cont..
M=High=Logical operation
M=Low=Arithmetic operation
GBA 46
GBA 47
4-bit Multiplier circuit using ALU and
shift registers.
GBA 48
Complex
Work out partial product for each digit
Take care with place value (column)
Add partial products
GBA 49
GBA 50
GBA 51
Memory Organization
Memory Hierarchy
Memory is used for storing programs and data that are
required to perform a specific task.
For CPU to operate at its maximum speed, it required an
uninterrupted and high speed access to these memories that
contain programs and data. Some of the criteria need to
be taken into consideration while deciding which
memory is to be used:
• Cost
• Speed
• Memory access time
• Data transfer rate
• Reliability
GBA 52
GBA 53
A computer system contains various types of memories
like auxiliary memory, cache memory, and main memory.
Auxiliary Memory
Main Memory
Cache Memory
GBA 54
GBA 55
Main Memory
GBA 59
RAM and ROM Chips
GBA 61
ROM
GBA 62
Memory Address Map
GBA 67
Digital circuit using decoder and registers for memory operations
GBA 68
Digital circuit using decoder and registers for memory
operations
GBA 69
For performing read /write operation on
aspecific memory location
3:8 decoder used selecting one of the
eight memory location from 000 to
111.
Uses address lines
GBA 70
GBA 71
Applications
Industrial Controller
Computer Peripheral
Instruments
Household
Medical
Database Management
Electrical Power
GBA 72