Scribd
Upload
11 views

Assignment Questions

Uploaded by

Snehal Salokhe
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
11 views

Assignment Questions

Uploaded by

Snehal Salokhe
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Assignment No-3

What is principle of locality? Explain the typical memory hierarchy

Explain the set associative scheme of placing the block in a cache.

What is Miss rate? Explain three categories of cache misses in three Cs Model.

List and explain six basic cache optimizations in short.

What is way prediction? How it is used to reduce the cache hit time?

Explain the use of loop interchange to reduce the miss rate with example.

Assignment No-4

What is Vector Operand? Explain the classification of vector instructions into four
primitive types with example

State the three types of pipelined vector processing methods and explain the
horizontal vector processing method with example.

Explain the three special vector instructions with example: i) Compare ii)
Compress iii) Merge

State the three types of pipelined vector processing methods and explain the
vertical vector processing method with example.

Explain the different approaches to enhance to vector processing capability.

What are Associative memories? Why they are called as content addressable?

Assignment No-5

Explain the data routing and masking mechanisms for processing elements in
SIMD computers.

Explain NVIDIA GPU Computational Structure

Explain the architectural configuration of SIMD array processors.

Explain the programming in GPU with CUDA.


Explain the set of parameters defining the SIMD computer.

Write note on conditional branching in GPU.

Assignment No-6

Explain the basic structure of a centralized shared-memory multiprocessor based


on a multicore chip.

What is cache coherence protocol? Explain the two classes of cache coherence
protocols.

Explain the basic architecture of a distributed-memory multiprocessor.

What are the challenges of parallel processing?

What is Multiprocessor Cache Coherence?

With neat diagram, explain a write invalidate cache coherence protocol for a
private write-back cache.

You might also like