Schematic Gateway User
Schematic Gateway User
User’s Manual
Silvaco, Inc.
4701 Patrick Henry Drive, Bldg. 2 September 28, 2015
Santa Clara, CA 95054
Phone: (408) 567-1000
Web: www.silvaco.com
Notice
Style Conventions
Chapter 1
Getting Started . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
1.1 What is Gateway . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
1.2 Gateway Window . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
1.3 QuickStart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
1.3.1 Loading Files . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
1.3.2 Checking the Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
1.3.3 Netlisting and Control Cards . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
1.3.4 Input Deck and Pre-Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
1.3.5 Simulation and Cross-Probing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
1.3.6 Sessions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Chapter 2
File Operations and Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
2.1 GUI Environment and Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
2.1.1 Windows and Panes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
2.2 Preferences Dialog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
2.2.1 Application . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
2.2.2 Netlist . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
2.2.3 Number Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
2.2.4 Reporting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
2.2.5 Session . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
2.2.6 Shortcuts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
2.2.7 Technology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
2.2.8 Toolbars . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
2.2.9 User Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
2.2.10 Tools . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
2.2.11 Managing Preferences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
2.3 Special Keys . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
2.4 File Operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
2.4.1 Loading a Workspace . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
2.4.2 Opening a Drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
2.4.3 Create a New Drawing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
2.4.4 Saving Drawings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81
2.4.5 Exporting Drawings to Picture Formats . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
2.4.6 Printing from Gateway . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
2.5 Importing and Exporting Designs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
2.5.1 Exporting Designs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
2.5.2 Importing Designs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
2.6 Help Menu and User Manuals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
Chapter 3
Schematic Structures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
3.1 Gateway Design Sheets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
3.1.1 Flat Schematic Design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
1.3 QuickStart
1.3.1 Loading Files
This quickstart section describes the basic steps of using Gateway by going through the
current mirror example that is shipped with the software. First, launch Gateway and then
proceed to open the workspace for the current mirror. To do this, first select
FileOpenWorkspace. Then, browse to the following directory:
<installation_directory>\examples\gateway\<date>\analog\006_current_mirror
Select current_mirror.workspace and finally click OK. When the workspace loads, the
available libraries will appear in the library pane. Clicking one of these libraries in the pane
displays the list of symbols available below in the symbol pane. You can change the display
view of the symbols by clicking the pulldown menu and choosing a view. The large icon view
is the default.
Now, select FileOpenSchematic and select current_mirror.schlr from the dialog
and click OK. The Gateway window will appear as shown in Figure 1-3.
Click the spicelib library name in the library pane and the symbols will appear in the symbol
pane. Click on any symbol in the symbol pane and then move the mouse over the schematic.
The symbol will be attached to the pointer for placement. Press the ESC key to return to the
default select mode.
Click again to check the drawing and then click the Session tab. The following
message will appear in the Session Pane.
"Checking 'This level'...
Check 'This level' successful".
The netlist has been created successfully. Now click the Edit Control File icon (Figure 1-11)
to look at the control statements and the Control File window will appear (Figure 1-12).
For example, to generate a .TRAN statement, click the transient icon (Figure 1-14) and type
the parameters into the Transient dialog (Figure 1-15).
Notice that the statements in the control file appear in the Analyses pane of Figure 1-16.
Moving the mouse over that pane displays a tooltip of the entire statements for quick viewing.
This shows exactly what is set to run without having to open the control file. Figure 1-18
shows the tooltip.
On the Cross Probe pane, there are columns for the name of the vector, the type of vector, and
the schematic and sheet where they exist. A check in the Save column means the vector will
be saved for the analyses run. A check in the Plot column means that vector will be plotted
after simulation. A check in the March column means the vector will be plotted real-time
using SmartSpice’s interactive plotting. The vectors update as the simulation progresses.
To the right side of the cross probe pane, there are some checkboxes enclosed in a box named
Save. These checkboxes are used to save vectors by type but not to plot them unless chosen
after the simulation. By default, nothing is saved unless marked on the schematic or checked
by these checkboxes. All vectors that are marked (have cross probes) will be plotted while the
vectors saved by the checkboxes will be available in SmartView’s data browser for plotting
after the simulation. After the simulation, any vector saved can be probed on the schematic
and plotted by dropping the marker on the schematic and clicking the Plot button (see Figure
1-17).
1.3.6 Sessions
A Session consists of the environment that is open and loaded into Gateway at any time. This
can be a workspace only, or a workspace plus any number of drawings. When Gateway is
exited, the session is automatically saved so that next time the application is launched, the
session may be resumed as it was before it was closed. This saves time in loading workspaces
and opening drawings if it is desired to resume the previous session.
When Gateway is launched, a dialog may appear, depending on the Session settings in the
user preferences (see Figure 1-24). Clicking Yes resumes the previous session. Clicking No
opens Gateway without anything being pre-loaded. Clicking Exit closes Gateway.
The Session tab (Figure 2-2) can contain multiple types of information. These can be filtered
by the icons in the top left.
2.2.1 Application
These are the options that affect Gateway. These are the settings:
• Auto-Save
• Colors
• Drawing Checks
• Frame
• Grid
• Information
• Naming
Auto-Save
Turn Auto-Save On by setting the Enable property to True and all open drawing(s) will be
saved at the interval specified in the Interval box. The smallest interval to Auto-Save is 1
minute. The default is 5 minutes. If the Auto-Save is Off, the recovery system is turned off
and the changes are lost if Gateway exits unexpectedly. The other options on this dialog are
• Save Drawings when simulating - Saves all active open drawings when a simulation is
run.
• Save Drawings when checking - Saves all active open drawings when a drawing check
is run.
• Show conversion warning - Shows warnings if saving the drawings will result in a file
conversion format change.
Colors
Figure 2-8 shows the color settings.
Note: The checkbox at the bottom left of the Preferences dialog is checked by default to save the preferences settings
upon exit.
This is the dialog where all colors for the Gateway application can be changed. The pull-
down menu called Color Scheme is set to the black color scheme by default. There are four
preset schemes: Black, White, Printer, and Custom. The colors for the selected scheme are
shown below in the palette. To modify any color, select the item and click the Change Color
button or double-click on a row in the table.
There is a Preview window at the bottom of the dialog that displays the effect of both the
items selected in the list and the effect of the current color scheme.
The Editing Colors are
• Background - The color of the drawing canvas background.
• Grid - The color of the grid on the schematic.
• Cursor - The cursor color applies to the snap diamond only.
• Select - The color of a selected object.
• Wire - The color of wires and buses on the schematic.
Drawing Checks
Figure 2-9 shows the settings for warnings and errors. The dialog is broken down into two
sections: System Drawing Checks and Configurable Drawing Checks.
System Drawing Checks consist of errors only and cannot be downgraded to warnings. These
are marked by a red icon ( ) and each has an index number to reference the error. Errors
prevent a netlist from being generated.
Configurable Drawing Checks can be either warnings or errors, depending on how severe you
want to label each drawing check. Warnings are marked by ( ) yellow icons. To toggle a
specific drawing check, click the box in the Status column. In the Severity Column, all checks
are set as warnings unless you check the box and set to Error status. You can also turn off the
status of configurable checks using the Review Errors pane by right-clicking on a given
drawing check and selecting Disable.
Frame
Figure 2-10 shows the frame settings.
• Add Frame by Default - When set to True, Gateway places a frame by default with all
parameters from the Frames tab onto a new schematic. If unchecked, you must add the
frames manually.
• Legend Columns - Set the number columns the legend is split into. Frame fields can
span multiple of these columns.
Frame Fields
The frame fields table contains the fields for the frame legend. The order, column span,
height span, visibility and default contents of the frame fields can be set here. For the
standard fields, they cannot be deleted, only made invisible, and the name of the field cannot
be edited.
• Company - The company name.
• Title - Title of schematic drawing. (Defaults to the location of the schematic).
• Sub Title - Subtitle or sub category of schematic drawing. (Defaults to the file name of
the schematic.)
• Drawing # - Schematic drawing or part number.
• Size - Size of the Frame.
• Modified Date - Last date the drawing was modified.
• Author - Name of the last author to modify the drawing.
• Sheet - Page number of current page in the format "1 of 2".
• Custom fields can be added using the add button and removed using the delete button.
All fields can be moved up and down in the list, moving its location in the legend.
Note: If the Title and Subtitle fields are left empty, Gateway inserts the file path for the Title and Filename for the Subtitle.
Grid
Figure 2-11 shows the grid settings.
The Major Multiplier (Schematic or Symbol) is set to 8 by default. This number is used in
calculating the Major Grid distance. The major grid is outlined with darker lines on the grid
(the grid color).
Major Grid distance = ( Snap Spacing Minor multiplier Major multiplier )
= ( 0.0625 2 8 )
= 1 inch
See Figure 2-12 for a graphical representation of the default grid.
• Show as Grid (Schematic) - Grid is drawn on the Schematic view as either Dots or
Lines.
• Dots - Dots drawn at the Major and Minor X and Y Grid intersections.
• Lines - Lines drawn on the Major and Minor X and Y grid lines.
• Show as Grid (Symbol) - Grid is drawn on the Symbol view as either Dots or Lines.
• Dots - Dots drawn at the Major and Minor X and Y Grid intersections.
• Lines - Lines drawn on the Major and Minor X and Y grid lines.
Note: Do not change the snap spacing for the grid. All symbols in the Gateway default library and many symbols that are
imported from EDIF use this grid. Changing the 0.0625 inch default may result in a schematic with wiring problems and
netlisting problems.
Information
This shows the tooltips or the information bubbles.
Naming
This specifies the net naming format that is generated by Gateway.
2.2.2 Netlist
These options control the generation of the supported netlists in Gateway. These are the
settings:
• Atlas
• CDL
• LVS/Guardian
• NDL
• SPICE
• Verilog
Atlas
Figure 2-15 shows the settings that can be used to generate the Atlas netlist.
• Order Pins
• Alphanumerically - Orders pin names on subcircuit definitions alphanumerically.
• by direction - Orders pin names on subcircuit definitions by their direction (input,
output, and bidirectional).
• by Verilog definition - Orders pin names on subcircuits by their Verilog string
definition.
• Manual editing - When True, the generated files (.net and .in) will be writable.
CDL
Figure 2-16 shows the settings that can be used to generate the CDL (Circuit Desciption
Language) netlist.
LVS/Guardian
Figure 2-17 shows the settings that can be used to generate the LVS and Guardian netlist.
NDL
Figure 2-18 shows the settings that can be used to generate the Netlist Driven Layout (NDL)
netlist.
• Order Pins
• Alphanumerically - Orders pin names on subcircuit definitions alphanumerically.
• by direction - Orders pin names on subcircuit definitions by their direction (input,
output, and bidirectional).
• by Verilog definition - Orders pin names on subcircuits by their Verilog string
definition.
• Manual editing - When set to True, the generated files (.net and .in) will be writable.
SPICE
Figure 2-19 shows the settings that can be used to generate the SPICE netlist.
Verilog
Figure 2-20 shows the settings that can be used to generate the Verilog netlist.
• Equation:Precision - Specifies the precision of the result for values calculated by and
equation.
2.2.4 Reporting
This controls the reporting level and what to show in the Session Window.
2.2.5 Session
This controls whether to resume the previous session.
The Ask Before Qutting option ensures the session option will be set before exiting
Gateway.
2.2.6 Shortcuts
Figure 2-24 shows the Shortcuts settings in the Preferences dialog.
2.2.7 Technology
Figure 2-25 shows the Technology settings in the Preferences dialog.
2.2.8 Toolbars
Figure 2-26 shows the Toolbars settings in the Preferences dialog.
2.2.10 Tools
This controls the external applications (e.g., SmartSpice) that you run. These are the settings:
• Tools
• Layout Editor
• Simulator
• Text Editor
• Waveform Viewer
Layout Editor
Figure 2-29 shows the Layout Editor settings in the Preferences dialog. This dialog is used to
set the version and path of Expert. When checked, the Use Default Path box sets the path to
the same location where Gateway is installed. If this checkbox is unchecked, you can set the
path to another location to point to the directory where Expert is installed. The combo-box
allows you to select the version. Default is the latest version.
Simulator
The Simulator settings in the Preferences allows the choice of target simulator, version, path,
and various startup options for the following simulators:
SmartSpice and SmartSpice RF
SmartSpice is set as the default simulator. When checked, the Use Default Path box sets the
path to the same location where Gateway is installed. If this checkbox is unchecked, you can
set the path to another location to point to the directory where the simulator is installed. The
combo-box allows you to select the version. Default is the latest version. The Host combo-
box allows you to choose whether to run SmartSpice locally or remote. If running remotely,
you will need to enter the host, user, password, and executable location on the remote
machine. A valid SSH server will need to be installed on the remote machine for this
functionality to work. The settings described in this section apply to the complete SmartSpice
family of simulators.
• Load DC Bias points – If enabled, Gateway will load the DC Bias points generated by
the last run of this simulation.
• Generate DC Bias points – If enabled, Gateway will request the simulator to generate
the DC Bias points and will store them with the simulation.
• Startup File
• Do Not Read – This will not read a startup file when launching SmartSpice.
• Default – This will use the default SmartSpice initialization file.
• User-defined – If enabled, this specifies the path to the file to be read on the
startup for SmartSpice.
• Timeout – The number of seconds to wait for SmartSpice to start.
• User-defined startup file - The file to be read on Smartspice startup.
• Number of core processors – Specifies the number of processors SmartSpice will use.
• Number of solver processors – Specifies the number of processors SmartSpice will use
when solving.
• Command Line – Any additional command line options can be specified here (e.g., -
hspice).
Atlas (DeckBuild)
Figure 2-32 shows the Atlas and DeckBuild tool settings in the Preferences dialog. This
dialog is used to set the version and path of DeckBuild. When checked, the Use Default Path
box sets the path to the same location where Gateway is installed. If this checkbox is
unchecked, you can set the path to another location to point to the directory where DeckBuild
is installed. The combo-box allows you to select the version. Default is the latest version.
HSPICE
Figure 2-33 shows the HSPICE tool settings. In the simulator text box, specify the path to the
HSPICE executable. By default, the Generate log file box is True, which generates an ASCII
*.lis file.
Silos
Figure 2-34 shows the Silos tool settings. When checked, the Use Default Path box sets the
path to the same location where Silos is installed. If this checkbox is unchecked, you can set
the path to another location to point to the directory where the simulator is installed. The
combo-box allows you to select the version. Default is the latest version.
Text Editor
Figure 2-35 shows the Text Editor settings in the Preferences dialog. This dialog is used to set
the text editor for supporting all text files that run in Gateway. This includes the netlist
(.net), control file (.ctr), input deck (.in), output file (.out), and error file (.err). The
default text editor is the Silvaco Text Editor. To choose a different editor, click the Other
Editor and then the Browse button to specify the path to the executable.
Waveform Viewer
The Waveform Viewer settings in the Preferences allows the choice of target waveform
viewer, version, path, and various startup options for the following viewers:
SmartView
Figure 2-36 shows the SmartView settings in the Preferences dialog. When checked, the Use
Default Path box sets the path to the same location where Silvaco EDA tools are installed. If
this checkbox is unchecked, you can set the path to another location to point to the directory
where SmartView is installed. The combo-box allows you to select the version. Default is the
latest version.
TonyPlot
Figure 2-37 shows the TonyPlot Viewer settings in the Preferences dialog. TonyPlot is the
viewer used for analyzing Atlas MixedMode simulations. This dialog is used to set the
version and path of TonyPlot. When checked, the Use Default Path box sets the path to the
same location where Silvaco and Silvaco EDA tools are installed. If this checkbox is
unchecked, you can set the path to another location to point to the directory where TonyPlot is
installed. The combo-box allows you to select the version. Default is the latest version.
AvanWaves
Figure 2-38 shows the AvanWaves Viewer settings in the Preferences dialog. AvanWaves is
the viewer used for analyzing HSPICE simulations. This dialog is used to set the version and
path of AvanWaves. Use the Browse button lo locate the path for the awaves executable.
Importing Preferences
After settings are exported to a *.spf file, they may be imported into Gateway on any
computer. To import a preferences file, click the Import button on the Manage Settings
window of the Preferences dialog. The Import Preferences dialog will appear (Figure 2-41).
In this example in Figure 2-41, only the colors from the blk_031605.spf preferences file
will import into the existing Gateway preferences. This makes it easy to pick and choose
which settings you may want to import from different preferences files. To import preferences
from multiple files, repeat the steps to import, checking only the preferences you want from
each specified file.
Recent Files
To clear the recent file menus from memory, press the Recent Files button. Then click Yes on
the confirmation dialog. That clears the recent file menu and the recent workspace menus.
If you edit multiple drawings and then close Gateway, you will be prompted once to save all
edited files (see Figure 2-50).
To export the drawing, open the drawing, click FileExportTo File, and type the name of
the desired file. Then, select the type as shown in Figure 2-51.
When a schematic design is open and the Export Design is selected, the dialog will look
similar to Figure 2-55.
Expanding even further (Figure 2-57) reveals the individual files that are to be exported with
the active selection. Notice that when a schematic design is exported, only the required
symbols that are found on the schematic design are exported instead of the entire symbol
libraries. The reason is to export only what is needed for the design. To export the entire
libraries, select from the libraries listed under Workspace in the tree.
Figure 2-58 shows the Export Design dialog for a design after a simulation was run and
completed. Now in addition to everything that existed in the dialog from before the
simulation, there are additional input files (netlist and input file) and an output file category to
include any raw, output, and error files. The Export Design tool is versatile in that it allows
you to export the entire design or any portion thereof by selecting only what you want to
export.
In Gateway’s Design Browser window, the top level of any design is the root branch. From
there, the tree expands down for each level of hierarchy. You can select any symbol that has a
sub-schematic on the drawing and descend into it. You can ascend/descend through the
hierarchy using the View menu options or the Design Browser. Figure 3-3 shows the Design
Browser window for this example.
4.1 Libraries
A library in Gateway is a directory on an operating system that contains schematics or
symbols or both. Schematics have a .schlr file extension and symbol files have a .symbol file
extension. The library structure in Gateway is flat, meaning that each directory must be
mapped individually in the workspace to be valid. Subdirectories are ignored if they are not
mapped with their own paths in the workspace. The symbols in the Library/Symbol pane are
listed alphabetically. The default view is the Large Icon view. You can choose from one of the
four available views to display the available symbols by using the combo box in the symbol
pane.
The spicelib is the default library in Gateway. This contains the active and passive
SmartSpice symbols needed for simulating any simple design using SmartSpice. The spicelib
library contains subcircuit cells for the examples. Although schematics are contained in
libraries, they are not visible in the library or symbol pane areas. Only symbols appear in the
symbols pane. If there is a symbol and schematic with the same name in a same library, such
as inverter.symbol and inverter.schlr, the inverter symbol appears in the symbol pane
for that library. This also describes a descendable pair, or a symbol file that descends into its
schematic view, as the files have the same base name and are in the same library.
There is an examples folder under your Silvaco installation directory. From there, choose the
Gateway folder. The following describes the structure of that directory:
There is a libraries directory has five library folders:
• spicelib
• rflib
• digilib
• atlas
• vprims
There are also examples contained in the following folders:
• analog
• digital
• rf
• tcad
Inside each these are examples that contain:
• example schematics, control files, and simulations.
• cross-probe files that contain cross-probe markers for the SmartSpice family of
simulators.
Note: For libraries containing more than 1000 symbols, Gateway will create sub-libraries up to 1000 symbols in
each for best performance in searching and sorting symbols.
4.2 Workspace
The workspace is a file containing the libraries that will be used in creating a schematic. The
workspace file in Gateway has a file extension *.workspace. You must create or load a
workspace before creating a schematic or symbol drawing. To create a new workspace, select
FileNewWorkspace and the New Workspace dialog will appear (Figure 4-1).
Figure 4-3 Workspace Settings Dialog with a new row to add a library
There is a blank row inserted in the dialog. To name the library, click on the library with the
left mouse button and type in another name. Once the library is named, the file path to the
library folder must be specified. If symbol files in the library refer to a callback file, enter the
file name in Callback Script. To specify a path, either type the path in the Path field or press
Browse to find the path where the folder resides. When you use the Browse button, Gateway
specifies that file path as a relative path (see Figure 4-4). The path may also contain
environment variables. This is achieved by adding chevrons around the environment variable
(e.g., <S_INSTALL_ROOT>/examples/gateway/libraries/spicelib).
Figure 4-5 Workspace Settings Dialog with a valid library and an invalid library
Note: To change the workspace settings, such as modifying or deleting a library, all schematics must be closed
and reopened.
4.4 Security
When opening a schematic (.schlr) or symbol file (.symbol), Gateway locks the file to
ensure that another user cannot change the file while making edits. When the file is closed,
the lock is released, and other users may edit the file.
Gateway creates a file with the same name as the schematic or symbol with the extension
".lck". This file contains lock information (e.g., User and process). This file is deleted when
the lock is released.
The drawing window title will display the following:
• "[Locked by <user>]" - If another user has the lock file and is not available for edit.
• "[Available]" - If the drawing is opened for read purpose but not locked by another
user.
• "[Read-only]" - If the drawing is tagged read-only at the OS level
If there is a problem with the lock file, i.e., the user has edited it and changed the format,
Gateway will display:
• "[Lock file error]" - This will only occur if the lock file is badly formatted
To release the lock on a drawing so another user may open for edit, select FileRelease
Lock. To obtain a lock on an available drawing for editing purposes, select FileGet Lock.
5.1 Overview
This chapter describes the principles of schematic editing. It covers placing symbols on the
schematic, editing instance attributes, and wiring a drawing. Symbols are also covered in this
chapter. Some useful editing utilities are also described. These include automatic symbol
generation from schematics, automatic pin name generation, and other miscellaneous editing
features.
5.1.1 Workspace
A workspace must be loaded before any schematic or symbol can be opened. For more
information about workspaces, see Section 4.2 “Workspace”.
5.1.2 Libraries
Figure 5-1 shows the library pane of the main Symbol/Options Window. The libraries must be
flat (non-hierarchical) and this is indicated by the layout of the library pane. When a library is
selected by clicking on it, the symbols in that library are displayed in the symbol pane below.
Gateway automatically generates symbol icons to reflect the actual footprint of the symbol.
All symbols that come with Gateway or created by a designer will show in this pane. Figure
5-2 shows the large icon view for library symbols, which is the default. Figure 5-3 shows the
small icon view. Figure 5-4 shows the list view with name only. Figure 5-5 shows the list icon
view has the full symbol name and small icon in a list. Use the scrollbars to browse through
the lists of symbols. Use the slider bars to resize the areas of both windows.
Figure 5-7 Selecting the schematic view from the symbol view
4. Press the ESC key or click the middle mouse button to return to the Select mode. The
cursor no longer has a symbol attached to it. The vpulse symbol is placed and the
schematic should have one symbol as shown in Figure 5-10.
Note: Symbols attached to wires stretch the wires when they are moved. To break connectivity and move what is only
selected without stretching wires, hold the SHIFT key and then move the selection.
1. Click from the Toolbar or select Paste from the right mouse menu.
The object(s) or symbol(s) copied will now be floating on the schematic.
2. Click the left-mouse button to place the object(s) or symbol(s) at the desired position or
location.
Note: Pressing the Shift key while pasting will also paste the symbol instance names. If Shift is not pressed, they will be
automatically named.
The top panel (Symbol Details) of this dialog shows the detailed information about the
symbol. The Symbol Details panel contains the following fields.
• Symbol: Symbol Name.
• Instance: Instance name or Reference Designator.
• Library: The library of origin for the symbol.
By default, the Instance field has a box next to it with a value assigned by Gateway. You can
always change that value to something else.
There is a combo box that selects the scope of the design that the edits will apply to. The
choices for scope are:
• Current: Edits to dialog apply only to the current instance.
• Selected: Edits to dialog apply to selected instances.
• Matching: Edits to dialog apply for all instances that have the same symbol name and
originate from the same library as the instance being edited in the dialog.
The Netlist Preview button is used to preview how the device statement will appear in the
netlist. The netlists that Gateway can generate are Verilog, SmartSpice, Guardian, NDL,
CDL, and Atlas. Using the preview gives you a look at how that device is written for each
netlist string. For example, Figure 5-16 shows the netlist preview for a vsin symbol.
The lower panel (Attributes) of the dialog shows the name of the attributes for the symbol in
the Name column. The Value column shows the value for each attribute. To adjust or create a
value, click on a cell and enter in a value. The Visibility column is used to show the visibility
of these attributes on the schematic. To set the visibility, click on the cell to right of the value.
Here are the following visibility settings.
• None: Nothing is displayed.
• Name: Displays the name of the attribute.
• Value: Displays the value of the attribute.
• Result: Displays the numerical result of an expression in the value field of the attribute.
• Name=Value: Displays the name equal to its value of the attribute.
• Name=Result: Displays the name equal to its numerical result of an expression in the
value field of the attribute. Next to the Name and Value fields, the Default field shows
the default value for any attribute if specified in the symbol file.
The icons showing the orange arrows reset the attribute’s current value back to its default
when pressed. The Reset All button in the dialog resets all attribute values back to their
defaults.
When you complete the changes, press one of the following:
• Apply to make these changes.
• OK to accept these changes and close the dialog.
• Cancel to discard all changes and close the dialog.
Figure 5-19 shows the drawing after selecting EditAlign Attributes by Definition.
• – Order by Definition
• – Order Alphabetically
• – Top Right
• – Top Center
• – Top Left
• – Middle Right
• – Middle Left
• – Bottom Right
• – Bottom Center
• – Bottom Left
• – Fixed
You can also align attributes for net names, wires, and for pins. Sometimes, you can
inadvertently move net names away from their parent wires. Instead of manually moving
them all to their original location, you can select EditSelect all and then use one of the
position actions. The result is that all attributes will become aligned to their parent objects,
regardless if the parent object is a pin, wire, or symbol instance.
5.5 Wires
5.5.1 Wiring Rules
Terminology
• Node – A single wire that may or may not be connected to other wires.
• Net – A collection of nodes that are connected together.
• Super-Net – A collection of nets that are connected together by their names.
• Implicit – When a wire is connected to another wire by name but not physically.
• Global – A wire name can be global which allows all levels of the schematic to implicitly
connect to it.
• Synonym – An alias wire name.
• Signal – The primary name that will be used for netlisting purpose.
Net Merging Rules
Gateway classifies netlist precedence for the following list of signals in order of highest to
lowest:
1. width (2 bit width higher priority than single bit wide)
2. pins (user-defined)
3. global nets
4. implicit nets
5. pins (system generated)
6. alpha-numeric nets (user-defined)
7. alpha-numeric nets (system-generated)
When two or more signals are joined (from the first four items in the list above), a synonym
will be created. A synonym is a net alias. Therefore, the signal of higher alphanumeric value
is retained for the physical netlist, and the other is noted as a synonym to the first net.
Naming Rules
1. Nodes can have the following properties:
• Ability to be left unconnected
• Net name may be always shown
• .GLOBAL definition
• Node may be implicitly connected
2. The netlist engine will only name super-nets that do not already have a name.
3. Gateway will validate against having implicit and global flags set without having a name.
4. A signal attached to a pin has priority over all other names in a Super-Net.
5. A node will only be named if it differs from the signal attached to a pin. The exception is
if a node was already named the same as the signal and is either implicit or global and is
then merged with the pin.
6. When changing the implicit or global flags for a node name, the changes will be applied
to all names attached to nodes on the same Super-Net.
7. The following non-alphanumeric characters are allowed in net and node names:
• exclamation (!)
• left chevron (<)
• right chevron (>)
• hyphen (-)
• plus sign (+)
• forward slash (/)
• asterisk (*)
• high hat (^)
• ampersand (&)
• pound or hash symbol (#)
• underscore (_)
• left square bracket ([)
• right square bracket (])
8. Any net or signal name that ends in an exclamation mark (!) is considered to be a globally
defined node and will behave as such for simulation. This includes single bit signals and
buses.
Graphical Rules
1. A Single Node That Is Named
When a single node is named, the name remains part of the node until it is deleted.
Double-clicking on the name can change it.
• Case B
NET2 has a higher precedence level than NET1(e.g., NET2 is implicit whereas
NET1 isn’t).
• Case C
NET1 is not an implicit or global signal.
• Case D
NET1 is implicit.
To draw wires with wire-snapping, enter the wire mode by clicking . As the mouse
moves, the diamond-shaped marker will also move. Pressing the S key snaps the wire from
the mouse pointer to the diamond-shaped marker. Figure 5-22 shows a wire connecting two
resistors by using the wire snapping method.
The dotted line shown in Figure 5-22 is the preview of the completed wire. To apply the
dotted-line, press the S key. To apply the solid line, press the left-mouse button.
The Properties dialog for the wire has the following options:
• Name: This is the name of the wire. This name will be the net name in the netlist.
• Rip/Add Signal - Designates that the wire segment in context is ripped from a bus or
bundle.
• Type – The combo box for choosing net declarations. By default, wire type is set. The
other type declarations supprted for Verilog and Verilog-A are reg, tri, tri0, tri1, triand,
trior, trireg, supply0, supply1, wand, wire, wor, electrical, voltage, current, integer,
real, and wreal.
• Assignment - Used to allow you to assign values to wires in Verilog mode. For example,
if the wire type is set to reg and the value is set to 1'b1, then the Verilog file will contain
the declaration reg a=1'b1;, assuming the name of the wire is called “a”.
• Connection - The type of connection must be one of the following:
• Normal: Normal connection without dependencies.
• Implicit connection: Creates connectivity between nodes without actually wiring
them together.
• Global connection: Defines the net as a global net or makes these nodes directly
available in all subcircuits. This is generally used for PWR supplies and clocks and
larger circuits. Any internal subcircuit node that has the same name as a global
node assumes that it refers to the global node. For example:
VCC NET1 0 4V
.GLOBAL VCC
The .GLOBAL statement defines the power supply VCC as a global node,
connecting it to all VCC nodes on internal subcircuits.
• Rename: when an existing net is being renamed, it can be renamed as follows:
• Local Net - Renames the local net that is the context of the dialog box.
• Super Net - Renames the entire net, including segments that are implicit in type
(not physically connected, but electrically connected).
• Width - Sets the graphical width of the wire from 1 (thinnest) to 5 (thickest).
• Show name always: Displays the net name even if net names are turned off in the
customize settings or if the nets have been toggled off. When two or more wires are
drawn and labeled with the same name and the Implicit connection box is checked,
selecting ViewInfo verifies that these wires have the same net name.
Figure 5-28 X3 POWER property overrides the netInherit symbol for the X3 instance
5.7 Buses
5.7.1 Bus Naming Conventions
There are multiple ways to define buses and wire bundles in Gateway. The bus naming
supports the following syntax styles:
• Separator
• Square Brackets
• Angle Brackets
• Multiplier
• Parentheses
• Prefix Repeat operator
Separator
The separator character is a comma (,) and allows the ability to specify multiple signals on the
same wire.
Example
A, B A, B
A, B<0:2, 5>, C*2 A, B<0>, B<1>, B<2>, B<5>, C, C
ENABLE, S1, S2 ENABLE, S1, S2
Angle and Square Brackets
Angle brackets (<>) and square brackets ([ ]) are used to denote bits of a bus range and a bus
range. The SmartSpice family of simulators supports the angle bracket notation, and Silos and
Verilog support square bracket notation.
Note: You can use square bracket or angle bracket notation (or a mixture of the two) when capturing schematics in
Gateway. The Gateway netlister will convert them to the correct type based on the simulator that is chosen.
Example
A<0> A<0>
B<0:2> B<0>, B<1>, B<2>
BUSA<3:0> BUSA<3>, BUSA<2>, BUSA<1>, BUSA<0>
SCAN<4,0,1> SCAN<4>, SCAN<0>, SCAN<1>
Bus ranges also support step operators that are specified by adding a second colon (:)
character.
Example
A*5 A, A, A, A, A
B<0, 1, 2*2> B<0>, B<1>, B<2>, B<2>
Parentheses
Parentheses, (), allow you to group different signalsand then use an operator on them. For
example, the Prefix Repeat operator or Multiplier.
Example
<*3>A A, A ,A
<*5>(A, B) A, B, A, B, A, B, A, B, A, B
<*2>(DATA_IN, <*2>(A,B)), C DATA_IN, A, B, A, B, DATA_IN, A, B, A, B, C
Figure 5-30 shows the completed bus with all ripped component segments.
• implicit nets
• pins (system generated)
• alpha-numeric nets (user-defined)
• alpha-numeric nets (system-generated)
Figure 5-31 shows a four bit bus x aliased to a four bit bus y. That is, the four bits in
ascending order are aliased to the four bits on the right in ascending order.
Figure 5-32 shows the setup in a sample circuit that yields the following netlist:
R<0> X<0> GND 1k
R<1> X<1> GND 1k
R<2> X<2> GND 1k
R<3> X<3> GND 1k
R<4> X<0> GND 2k
R<5> X<1> GND 2k
R<6> X<2> GND 2k
R<7> X<3> GND 2k
Figure 5-33 shows the circuit with the PRECEDENCE changed to the right side. This forces the
netlist to write in terms of the right-hand side bus, or in this case: y<0:3>.
Figure 5-33 PRECEDENCE set to the right and bit order retained
That change produces the following netlist:
Figure 5-34 shows the circuit where the ORDER has changed to reverse the bit order from left
to right, and still shows the PRECEDENCE for the netlist as the right side.
Figure 5-35 shows the circuit with the PRECEDENCE changed to the side A.
Figure 5-37 One Flip Flop Instance naming four iterated instances
5.8 Symbols
Gateway symbols are files with a *.symbol file extension.
Symbols may or may not have a PREFIX attribute. The PREFIX attribute of a symbol
designates the type of symbol it will represent in the target simulator. The PATH attribute of a
symbol designates the instance name of a particular instance. Together, the PREFIX and PATH
form a reference designator (also known as the instance designator).
An example of a reference designator for a MOSFET transistor would be M5, representing
the fifth instance of type MOSFET. In this case, the PREFIX for the symbol is set to ‘M’, and
the PATH is numbered automatically by Gateway as devices are placed.
An example of a reference designator for a digital symbol would be I2, where the PREFIX is
‘I’, and the 2 represents the second instance on the drawing.
The $default library symbols represent ports, pins, connection symbols, power rails, grounds,
and other special symbols that add information to schematics. The spicelib library symbols
contain the active and passive devices that are native to SPICE. The digilib library of symbols
contains primitive digital devices for capturing on schematics.
• Implicit: Assigns an implicit connection from the pin to a node name elsewhere on the
schematic. The SIGNAME can be VCC, GND, or any node that exists in the simulation. Its
visibility will always be on. If the pin is wired, the implicit SIGNAME will override the
existing wire name due to procedure.
Figure 5-40 describes all possible cases. In addition to the other pin attributes, there are pin
direction and vlg discipline attributes. The pin direction assigns directional behavior to the
pins as input, output, bidirectional, or undefined. By default, the pins are input type. If the pin
types in the symbol do not match pin types for the schematic view of the same cell, Gateway
will issue a warning at drawing check and netlist times. For simulators where pin direction
does matter (i.e., Verilog), make sure you assign the correct direction attribute for the pins.
The Vlg discipline field is used for assigning VerilogAMS disciplines to a node or a pin. This
is optional.
To add, delete, or modify symbol attributes, click EditProperties... when the symbol file is
open (Figure 5-41).
The Properties dialog for the Symbol file has five fields at the top:
• Designator Prefix - Specifies the prefix of the symbol which represents its type for the
simulator
• Category - This can be used optionally to assign the symbol to a category of symbols,
such as MOS, for example. This field is then used in the symbol pane in the editor for
filtering
• Init Callback- Executes the callback when the symbol or instance properties dialog is
initialized (populated).
• Value Changed Callback - Executes the callback when a value changes on the dialog.
• Done Callback - Executes the callback when the dialog/property is finished by pressing
OK on the dialog.
This dialog does the following:
• Adding attributes to or removing them from a symbol definition.
• Setting attributes to have default values.
• Assigning expressions for attributes.
• Setting default attribute visibility.
• Setting MIN and MAX value assignments for any attribute.
• Settings attributes to be hidden from the Instance Attributes dialog.
To add an attribute, click the Add button and then a new row in the dialog will appear.
Navigate through the dialog with the tab or arrow keys. Click in a cell to modify its contents.
As attributes are added, they can be ordered in the dialog. This order from top to bottom will
be the order the attributes are shown in the instance dialogs from top to bottom. Usually for
SPICE primitives, they will be in the order the attributes appear in the SPICE string. In the
row of navigation buttons on the right side of the dialog, there are options to move attributes
one up or down at a time, or move to the top or bottom of the list, and also one to reverse the
current order.
The columns in this dialog are defined as follows:
• Name: Name of attribute.
• Description: This is an optional field for giving a description about the attribute.
• Value: Value of attribute. A ? in the Value field denotes a mandatory parameter that must
be specified at the instance level. For example, if the design requires input for specific
values for the W and L for a device, set the value field for the W and L attributes to the ?.
Gateway will not generate a netlist unless these are given values at the instance level on
the schematic.
• Visibility: The visibility settings for these attributes reflect their visibility at the instance
level on the schematic. To change the visibility of an attribute, click the cell under the
Visibility column for the specific attribute and change the visibility settings from the pull
down menu. This dialog has the following visibility settings.
• None: Not displayed.
• Name: The name of the attribute will be visible.
• Value: The value of the attribute will be visible.
• Name=Value: The schematic will display the attribute's Name=Value. For
example, W=12u.
Note: Symbols having blank Guardian or NDL strings will use Smart_Spice strings in their place when a Guardian or NDL
netlist is created.
To edit these strings, assign characters that denote how the string will parse variables and
arguments to create the string. There is a legend that describes these metatokens that can be
seen by clicking the Show Legend box on any string editor dialog as shown in Figure 5-43.
There are two mechanisms for specifying these strings as shown in Figure 5-43. The function
mechanism is the first method, since the functions are named to represent what role they play
in the string definitions. The second mechanism is the metatoken approach.
Each symbol can use only one definition per simulator string. An example of this is a symbol
that may behave as a primitive for SPICE, but for Verilog it can behave as a behavioral
module coming from an attached file. In the case of this symbol, all instances of the symbol
must behave the same way. Changing the symbol definition for a symbol propagates the
change to all instances of the symbol on all schematics.
No Definition
When this option is chosen, there is no underlying or attached circuit that is used. This is the
case for special symbols (e.g., many of the symbols found in the $default) and the analog
primitive symbols, whose definitions are derived only from the SPICE string.
Embedded Definition
An embedded definition is the case where the definition entered and stored in the symbol file.
This can be typed in or copied and pasted in. The embedded definition means is that there are
no external file path dependencies. The definitions can be edited by opening the symbol and
making changes, and saving.
Figure 5-49 shows an ideal opamp symbol and its embedded file definition. After opening the
symbol for edit, click the SmartSpice button and click the Definition tab. Then, choose
Embedded Definition from the pulldown menu. The definition of the ideal opamp subcircuit
is entered in, saved, and becomes the definition now for SmartSpice simulations.
After completing the definition, you can automatically format the netlist instance string so
that the string and definition are compatible for the netlist and simulation. To do this, click the
Instance tab and press the button. After that is pressed, the dialog now looks like Figure
5-50 and the instance string and definition are complete. Press OK on the string editor dialog,
then press OK again on the Symbol Properties dialog, and then save the file.
Figure 5-51 shows an embedded file definition that uses a Verilog module for the Verilog
string of a symbol. Then, clicking the Instance tab on the dialog and pressing the Generate
String from Definition button to generate the instance string results in Figure 5-52.
Attached Definition
The Attached Definition option is used to attach a subcircuit definition or module definition
to the symbol by using a separate file. The file may have one or more subcircuits or module
definitions included in it. But the Instance tab on the dialog is used to isolate the specific
subcircuit or module definition to be used. The attached definition method is the only method
where encrypted definitions may be used.
Attached Files Containing Single Definition
To use the attached definition, open a symbol file or create one new. Then, open the symbol
properties dialog and then click one of the simulator strings. When the next dialog opens,
select the Definition tab. Then, choose Attached File from the pulldown menu and click the
Add button (plus sign). In the File box, click the Browse button and browse to the file. Then,
click OK and the dialog will look like Figure 5-53.
To use this method, the $$ metatoken is used to denote a direct reference to the library. In
this case, when you use $$libraryname, Gateway resolves the paths automatically and
ensures the files are available for netlist and simulation. In this example, there is a library
named design and a file named primitives that has a subcircuit definition for the 2-input
nand subcircuit.
There are two other fields in the Attached File Definition: Type and Entryname. The Type
field is for setting what type of file is added here. Choose the .INCLUDE option for only
including a file. For attaching SPICE libraries, use the .LIB option and then type in the
library entryname in the Entryname field. For attaching Verilog-A files, use the .VERILOG
option. For Verilog string types, there are no Type and Entryname fields in the dialog.
Regardless of which method was used, the instance string needs to be created to complete the
symbol. To do this, click the Instance tab and press the Generate String from Definition
button to create the netlist string. The result is Figure 5-54.
Figure 5-57 shows the Instance tab for the inverter symbol with the Generate String button
grayed out for this reason.
Figure 5-57 Generated View that does not need an Instance String
Figure 5-59 Properties Dialog (for Symbol File) shows width and length attributes for n-type and p-type
Defparams
The defparam statement must be used when passing instance specific parameter results. The
syntax of the defparam statement is $(defparam(n, n1)), where n is the name of the
attribute whose result is placed in the defparam and n1 is an optional parameter to the
statement in cases where the result needs a different name.
For instance, $(defparam(r, res)) will create .defparam X1.R1.res = 10k in SPICE,
assuming the instance level is X1 and the instance name is R1.
Other examples of using the .defparam statement for SPICE netlists are
.defparam x1.x4.wn=10u
.defparam l=5u
The first example overrides the wn parameter on the level x1.x4.
The second example overrides the l parameter on the top level.
Gateway will automatically add defparam statements when needed for SPICE and Verilog
netlists. The defparam statements will be placed in an included file.
To create a single column of resistors, set the dialog as shown in Figure 5-70.
To create an array of 55 resistor devices, set the dialog as shown in Figure 5-72. The
resulting schematic will then look like Figure 5-73.
The Instance Name Order section of the dialog controls how the instances will be named.
The default is the X direction beginning from the top left of the array. Figure 5-73 shows this
as the instances begin at R1 on the top left and progress in the X direction.
The X Offset and Y Offset fields tell Gateway how much to separate the elements in the
array (in pixels) in either dimension. A 55 array is shown in Figure 5-74 where the offset
distances for both X and Y are doubled from 60 to 120.
Figure 5-75 shows how the array will be named if the Instance Name Order Direction was
set to Y and beginning at the top left.
The Place Pins option is for setting the pin names to be inside or outside of the symbol
footprint. The Place Title option specifies where the title (if applicable) of the symbol should
be placed. By default, it is in the center of the symbol. The Place PATH option specifies
where the instance designator is to be placed for the symbol. By default, it is located on the
bottom-right of the footprint.
There are two options that are related to the calculation of how the symbol is automatically
sized. These options are:
• Include Title in dimension calculation – With this option ON, the symbol having long
names will scale to be large enough to encompass the name of the symbol within the
footprint. With the option OFF, the symbol names can overlap the footprint.
• Include Pin names in dimension calculation – With this option ON, pin names are
taken into consideration in calculating the symbol dimensions to prevent text from
overlapping on the symbol.
Entire Simulation - Changes the desired symbol instance(s) on the current level, down the
hierarchies, and the parent cells. This is for schematics that are open and the active schematic
is other than the top cell.
Existing Symbol Filter Area
The Existing Symbol Filter Area contains the selection of symbols to be changed. When
symbols are selected on the schematic and the Change Symbol dialog is opened, the menu
items are filled with specifics for the selection. The library of origin and symbol name reflect
what has been selected on the drawing. For certain cases, these fields will be enabled to re-
filter selection. This depends on the choices made in the Selection Filter Area.
New Symbol Filter Area
The New Symbol Filter Area contains the pull-down menus to choose which library and sub-
library the desired replacement symbols will come from. The new symbol name menu will fill
symbols in the library that is displayed in the Library field.
1. Press or select DrawText and the Enter Text Window will appear.
2. Type in the text and press OK. The text will now be floating with the cursor.
3. Click the left mouse button to place it at the desired location.
Figure 5-82 shows the dialog for line properties of a line drawn on a schematic. Figure 5-83
shows the dialog for changing the properties of a circle object.
• – Top
• – Right
• – Left
• – Bottom
• – Horizontal Center
• – Vertical Center
Figure 5-85 shows the space evenly icons Horizontal spacing on the left and Vertical spacing
on the right.
For schematics that are multisheet, you can add sheet frames to all sheets at once by selecting
ToolsFrameAdd to All Sheets. Sheet Frames may be deleted by selecting
ToolsFrameDelete from This Sheet or ToolsFrameDelete From All Sheets.
5.16.1 Example
To find a specific resistor (R5) on a schematic, enter R5 into the Find What field and press
the Find Next button.. The R5 instance will be highlighed and selected, and the Properties
pane will reflect the selection.
To find all resistors, type R in the Find What field and press Find Next. Each time you press
Find Next, Gateway will highlight the next resistor found, and the context will be shown in
the Properties pane.
Note: The scroll wheel on a mouse zooms in and out on drawings when the cursor is placed over the drawing area.
7.1 Overview
Once the schematic has been defined and captured, it’s ready for a design flow. Figure 7-1
shows the design flow in Gateway. To perform a design flow, begin with the schematic
capture and proceed as follows:
1. Choose a simulator and a domain. This can be done later but choosing at this point in the
flow means that all instance views will be set as defined at the time they are placed on the
schematic.
2. Check the schematic design.
3. Review any errors and make changes to the schematic. If there are errors creating the
netlist, review the errors and correct them. If there are no errors, go to step 4.
4. Generate and view the netlist.
5. Create a simulation profile. A control file is then created for the active simulator
preference. Specify any analysis, model information, options, or additional information
needed in the control file.
6. Place markers on the schematic for saving vectors (for the SmartSpice family of
simulators only).
7. Create and view the input file. This is the file that assembles the netlist, control file, and
associated files for simulation.
8. Run the simulation.
9. View the waveforms in the waveform viewer, and post process the data.
10. Cross probe between waveform viewer and schematic (for the SmartSpice family of
simulators only).
1. Check this level and below checks the current drawing and all hierarchy below if
applicable.
2. Check all levels checks the entire simulation even though the drawing in focus
may not be the top level drawing.
Warnings ( ): Warnings will not affect the ability to netlist the schematic or the simulation
but will show potential errors in the netlist.
Warnings are marked by ( ) yellow icons. To turn a specific drawing check on or off,
check the box in the Status column. In the Severity column, all checks are set as warnings
unless the box is checked and set to error status. You can also turn off the status of
configurable checks using the Review Errors pane by right-clicking on a given drawing
check and selecting Disable.
7.3 Netlisting
A netlist is a file created by Gateway containing connectivity information between symbols,
signals, wires, and pins of a schematic. The types of netlists Gateway can generate are as
follows:
• SmartSpice: The SmartSpice netlist is the simulation netlist for running the SmartSpice
analog circuit simulator. As an example, if the schematic design is named RSFF.schlr,
then the SmartSpice netlist is RSFF.net.
• SmartSpice 200: The SmartSpice 200 netlist is for simulating using SmartSpice 200.
• SmartSpice RF: The SmartSpice RF netlist is used for simulation with SmartSpice RF.
• Silos: The Silos netlist is a Verilog netlist and used for running Verilog simulations in
Silos.
• HSPICE: The HSPICE netlist format is used for running analog designs in HSPICE.
• Atlas: The Atlas netlist is generated for running TCAD Atlas MixedMode simulations.
• NDL: The NDL (Netlist Driven Layout) is the netlist that has directives for higher
productivity in pre-layout.
• Guardian: The Guardian netlist reflects the physical layout for LVS. Using the RSFF
example, the Guardian netlist is RSFF_lvs.net.
• CDL: The CDL netlist is the Cadence CDL netlist option.
Figure 7-7 shows an example of a SPICE netlist after selecting SimulationCreate Netlist
when the simulator is set to SmartSpice. Figure 7-8 shows an example of a Verilog netlist of
a design when the simulator is set to Silos.
By default, netlists are created in read-only mode to synchronize to the schematic drawing.
This ensures that the schematic and netlist are equivalent at simulation time and prevents
inadvertent discrepancies between the two.
To edit the netlist files for use outside the Gateway environment, go to the Preferences and
check the Manual editing of .net files option in the applicable tab for each netlist type.
Example
Assume there is a hierarchical drawing for a phase locked loop. One of the blocks on the
drawing is a divide-by-N counter. The counter clock is made up of JK flip flops. This flip flop
subcircuit may be useful to include in a .SUBCKT netlist form for input decks running outside
of Gateway (i.e., Batch or Interactive Mode, SmartSpice). If used, the top level D_PLL circuit
is now opened. Then, use hierarchy browser to open the JK_FF schematic you wish and then
open the Create Specific Netlist dialog. Check the Make .SUBCKT box and press the Netlist
button. The result is shown in Figure 7-11. The JK_FF subcircuit will be in .SUBCKT form.
• AC
• Noise
• Distortion
• Transfer Function
• Network
• OP (Operating Point)
• PZ (Pole-Zero)
• .MODIF
• Fourier
For SmartSpice RF (SSRF) analysis, the SPICESmartSpice RF Analysis options are
available through the Sedit menu. The SSRF analyses that are included in this series of
dialogs are:
• ENVELOPE analysis
• HAC (Periodic Steady-State AC Analysis)
• HARMONIC (Periodic Steady-State Analysis)
• HNET (Periodic Steady-State Two-Port Analysis)
• HNOISE (Periodic Steady-State Noise Analysis)
• HOSCIL (Periodic Steady-State Oscillator Analysis
• HTF (Periodic Steady-State Transfer Function Analysis)
• SPAC (Quasi-Periodic Steady-State AC Analysis)
• SPECTRAL (Quasi-Periodic Steady-State Analysis)
• SPNET (Quasi-Periodic Steady-State Two-Port Analysis)
• SPNOISE (Quasi-Periodic Steady-State Noise Analysis)
• SPTF (Quasi-Periodic Steady-State TF Analysis)
• PSS-Shooting (Periodic Steady-State Oscillator Analysis by Shooting Method)
• PSS-HB (Periodic Steady-State Oscillator Analysis by Harmonic Balance Method)
• PHASENOISE analysis
For more information about the control card statements, see SmartSpice User's manual Vol. 1.
Note: If any other text editor is used in the Gateway environment, this analysis toolbar will not be available
Note: When saving a schematic to another file name, the control file is automatically copied also with the copied
schematic.
simulation, press again. For more information about the simulation, see Chapter 8
“Simulation and Post-Processing,”.
8.1 Pre-Simulation
The simulation menu in Gateway consists of actions that cover the entire flow. Figure 8-1
shows the Simulation Toolbar. It begins with the drawing checks that were covered in Section
7.2 “Checking a Schematic” along with the creation of the netlist, control, and input files. The
next step in the progression of the flow is the simulation itself. Gateway is integrated with the
following list of simulators:
• Silvaco SmartSpice
• Silvaco SmartSpice 200
• Silvaco SmartSpice RF
• Silvaco Silos
• Silvaco Atlas TCAD MixedMode
• Synopsys HSPICE
Buttons Description
Drawing checks (this level, down hierarchy, entire simulation) as covered in Section
7.2 “Checking a Schematic”.
The Analyses pane shows the contents of the control file, if one exists. If one does not exist
yet (for a new schematic), the pane will reflect that there are no control statements or
analyses. Figure 8-3 shows the control file contents for the current mirror example schematic.
This pane filters out all the comment lines to condense the amount of data shown and only
displays what is “live” or active for the simulation.
The (default marker type) is for marking voltages and currents. The is for marking
DB currents and voltages. The is for marking phase currents and voltages. The is
for measuring the difference in voltages or currents. The cursor will have a plus sign next to it
when you drop the first marker (Figure 8-7). The cursor will have a minus sign next to it when
you drop the second marker (Figure 8-8). The resulting marker will look like Figure 8-9,
which shows the difference between the first and last marker. You can also select these
markers using the Post-Process menu in Gateway.
This Cross Probe tab shows the information about each marker, including the name, the
schematic drawing that the marker resides on, the sheet number, and whether the vector
should be plotted or marched. If there is a check in the checkbox in the Save column, this
indicates that the vector will be saved by the simulation into raw data for postprocessing. If a
vector is checked in the Plot column, it will be plotted following the completion of the run. If
the checkbox in the March column is checked, the vector will be marched or plotted
progressively in real time during the simulation.
The four checkboxes in the Save area are for saving groups of data. They are as follows:
• ALL(V): Saves all node voltages on top level of schematic
• ALL(I): Saves all branch currents on top level of schematic
• ALL_SUB(I): Saves all subcircuit currents
• ALL_SUB(V): Saves all subcircuit voltages
If you check any of these, these vectors will be saved but not plotted. This means that after the
simulation is complete, these vectors will be available in SmartView’s Data Browser window
for selecting and plotting. The only vectors that will be plotted from the schematic are the
ones that are listed in the Cross Probe pane. Otherwise, anything that is saved can be plotted
after the simulation in SmartView.
The crb file (crossprobe markers file) contains the crossprobes that were marked for the
simulation. This includes all markers on subcircuits and all marker types. In other words, db,
phase, diff and normal. The crb file is stored at the same location as the top level schematic of
the simulation. For example, if the top level schematic was named ex2.schlr and a marker
is placed on its subcircuit then a crb file named ex2.crb will contain the marker.
Note: Cross-probing and Save checkboxes only apply to the SmartSpice family of simulators.
• Stale – DC bias data exists but is out-of date. At least one drawing in the simulation has
been modified since the last simulation run. DC bias markers may still be displayed. The
Stale status indicates the values from the previous run.
If a simulation has not been run, the title bar will not show any status.
Also, clicking any pin will drop a current marker with the DCOP current displayed on the
marker. Additionally in this mode, rolling the mouse over a pin or wire will highlight the
object and show the DCOP voltage or current in a tooltip (see Figure 8-23).
For transient simulations, transient data can be seen for any node or device current as long as
they were specified to be saved before running the simulation. To show these values on the
schematic, turn on the voltage or current markers by pressing the V or I icons, and then select
ViewWindowsBias Display. The window pane in Figure 8-19 is displayed.
Note: To print schematics with the DC bias display, select the Current View option in the Print Setup dialog box.
In Figure 8-24, the Simulator is set to SmartSpice. The first icon in the series of three icons is
the simulator icon. The second icon is the waveform viewer icon. In this case, SmartView is
shown as the Waveform Viewer chosen for this session. The third icon is for the layout editor,
and in this session it is set to Expert. Figure 8-24 shows all three icons are lighted which
indicate that Gateway is connected to all three applications. If one of them is disconnected or
closed, the icon will turn gray. Figure 8-25 shows Gateway disconnected from Expert.
Figure 8-28 Properties Dialog (for the Symbol Instance) with Parameters Selected
Symbols can be setup to show their simulation device parameters simulations on all designs
where they are used. To do that, first open the symbol for edit. Then, open the symbol
properties and click on the Device Parameters tab. Click the Add button to add parameters
to the list, and enter their names. Figure 8-30 shows the parameters “region” and “vth”
being added to the PMOS symbol. After the symbol is saved, all designs using the PMOS
symbol will show values for the region of operation and the vth on the schematics following
the simulations.
Figure 8-30 “region” and “vth” parameters added to the PMOS Symbol
8.2.7 Post-Processing
The Cross Probe Toolbar (Figure 8-31) shows the icons that post-process the data.
To plot data after a simulation, mark the nodes or pins on the schematic and click . To
delete markers from the stack in the Cross Probe pane, click and all checked markers
will be deleted. All post processing and plotting uses the settings stored in the Plot Options
pane. To launch SmartView, click on . To reset markers back to their original positions,
select PostprocessReset Markers.
The Plot from Archive button ( ) opens the last saved rawfile for the loaded top level
schematic simulation and allows you to plot vector data from that run or runs. Note that when
simulations run in sequence, although you can see all simulation runs in the current session,
the rawfile only retains the final run to be viewable in the next session. If you ever want
access to all data from the previous session, you need to save the rawfile before exiting
SmartView.
The term cross-probing refers to the marking and plotting of vectors from Gateway to
SmartView aside from the simulation. This is when the simulation has been completed and
the resulting data is stored in raw data in SmartView. The cross probe is a graphical way to
select a vector on the schematic and quickly turn it into a waveform.
Note: Only vectors that have been saved in the raw data from the simulation can be cross-probed. Otherwise, the
simulation must be re-run to generate the requested vector data.
Generate the Verilog netlist shown in Figure 8-35 by selecting SimulationCreate Netlist.
Then, view the Verilog control file shown in Figure 8-36 by selecting SimulationEdit
Control File. You can also view the input file shown in Figure 8-37 by selecting
SimulationView Input File.
To run the simulation, press . Silos launches and then the Runtime dialog shows
simulation progress as shown in Figure 8-38. Finally, when the simulation is complete, the
digital raw data is loaded automatically into SmartView. Then, choose vectors from the tree in
SmartView and drag them into the plot area as shown in Figure 8-39.
Figure 8-39 SmartView showing Digital Vectors from the Verilog simulation
9.1 Overview
EDIF (Electronic Design Interchange Format) is an ANSI/EIA (American National Standard
Institute/Electronic Industries Association) standard file format that is used to transfer data
from one CAD/CAE system to another. In Gateway, the EDIF file format transfers schematic
drawings from other tool vendor schematics into Gateway. Gateway only supports importing
and exporting of EDIF Version 2 0 0 files.
• Add default Attributes – Adds default values to attributes in symbol files that are
importing into Gateway. To add values to the list or to edit the list, click the Edit button
on the dialog.
Cadence Options
• Convert iPar/pPar parameters - Attempts to find iPar/pPar attributes on symbol
instances and adds them as properties of a parameters symbol instance on the parent
schematic. This sets up the feature for adding passable parameters down a hierarchy.
• Discard Cadence cds annotations - Throws away symbol drawing annotations starting
with the "cds" prefix. For example, "cdsTerm("G")", "cdsName()", and
"cdsParam(1)".
• Retain case of identifiers - Retains the case of the Cadence identifiers from the EDIF
file, including cell and library names.
• Discard Cadence sheet borders - Ignores any Cadence sheet borders that are defined in
the EDIF file.
• Fix Cadence Colors - Produces schematic colors as close as possible to the Cadence
original colors.
Viewdraw/Mentor Graphics Options
• Add Viewdraw pins – Adds pins to schematic files where necessary for the purpose of
hierarchical connectivity and netlisting.
• Retain Viewdraw snap spacing - Converts Viewdraw schematics/symbols from the
imported file to the Gateway schematic grid.
OrCAD Options
• Retain OrCAD snap spacing - Converts MicroSIM PSPICE and OrCAD schematics/
symbols from the imported file to the Gateway schematic grid.
Parsing complete
Beginning phase 2...
Phase 2 complete
Beginning phase 3...
File uses EDIF Version 2 0 0 Level 0
Time Stamp 3/31/2004 12:24:13 PM UTC
Author 'Cadence Design Systems'
Data Origin 'carmel'
Program 'edifout' Version 't version 5.0.0 09/26/2003 18:20
(cds12107) $'
Processing library 'analoglib' (EDIF level 0)
Processing cell 'cap'
Processing schematic view
Saving symbol drawing to file N:\examples\main\analoglib\cap.symbol
Symbol drawing saved
Processing cell 'gnd'
Processing schematic view
Saving symbol drawing to file N:\examples\main\analoglib\gnd.symbol
Symbol drawing saved
Saving schematic drawing to file
N:\examples\main\analoglib\gnd.schlr
Schematic drawing saved
Processing cell 'npn'
Processing schematic view
Saving symbol drawing to file N:\examples\main\analoglib\npn.symbol
Symbol drawing saved
Figure 9-8 Imported Schematic with Netlist Preview and Empty SmartSpice String
Figure 9-9 Resistor symbols before edit: (Left: spicelib and Right: analoglib)
Figure 9-10 Resistor symbols after edit: (Left: spicelib and Right: analoglib)
10. After you convert step 9, click ToolsReload All Libraries. The schematic shows the
primitives converted. Resistors that were named Xr0 and Xr1 are now Rr0 and Rr1,
respectively, and will now behave as primitive resistors.
11. To convert the other symbols (special symbols), such as the ground pins and voltage
references, begin by right clicking a ground symbol and choosing Change Symbol.
12. Change all analoglib ground symbols to ground symbols from $default.
13. Repeat step 12 for the vcc and vss symbols, replacing all the analoglib vcc and vss
symbols with symbols from $default.
14. Since there are question marks beside the transistors, double-click one of the transistors
and in the MNAME field, type a model name there. Then, set the scope pull-down to
Matching. Click OK.
15. To finish, browse through the symbol instances to see if there are any attribute values you
want to set or attribute visibilities you want to enable or disable. Then, press F3 that runs
a drawing check and displays the netlist. Figure 9-11 shows the final resulting netlist.
3. Choose a name for the new library and directory path where the library will reside. In this
case, the library is named example_digital. See Figure 10-5.
5. Since this is a primitive digital library in this example, the shape will be set to Use Filter
so that logic symbols can be used wherever applicable (Figure 10-7).
7. After all data has been imported, the Import dialog closes. In the Gateway library and
symbol panes, the new library can be selected and resulting symbols shown (Figure 10-8).
Note: Figure 10-12 shows that there are matching symbols and definitions from the model file. If there are any differences
between the symbol names and subcircuit definitions, Gateway allows you to specify a definition for any given symbol and
then Gateway will automatically format the symbol. Figure 10-13 shows a case where there is a symbol in the library
named nand21 but the model file does not contain a subcircuit with the same name. Using the pulldown menu, you can
select the right one.
Figure 10-13 Manually Selecting the Correct Definition to Match the Symbol
Name Description
Return Value
None
Example
with (Silvaco.Gateway)
{
function resInit(hSymbol, attributes)
{
if(attributes.R.value < 10) // value, enable, visible
{
attributes.SCALE.visible = true;
attributes.SCALE.enable = true;
attributes.SCALE.drawing_visibility = NVV_NAME_VALUE ;
}
else if(attributes.R.value > 10)
{
attributes.SCALE.visible = false ;
attributes.SCALE.drawing_visibility = NVV_INVISIBLE;
}
}
}
Value Changed
This is called when a value has changed on the symbol instance.
Syntax
function <myfunc>(hSymbol, changed, attributes);
Parameters
Name Description
Return Value
None
Example
with (Silvaco.Gateway)
{
function isChanged(changed, name)
{
for (p in changed)
{
if (changed[p] === name)
return true;
}
return false
}
Done
This is called when you finish editing an attribute or, in the case of the dialog, when a set of
attributes have been applied.
Syntax
function <myfunc>(hSymbol, attributes);
Parameters
Name Description
Return Value
Boolean. If failure, the attribute changes are not committed.
Example
with (Silvaco.Gateway)
{
function resDone(hSymbol, attributes)
{
if(attributes.R.value < 10)
{
attributes.SCALE.visible = true;
attributes.SCALE.enabled= true;
attributes.SCALE.drawing_visibility = NVV_NAME_VALUE ;
}
else if(attributes.R.value > 10)
{
attributes.SCALE.visible = false ;
attributes.SCALE.enable = false;
attributes.SCALE.drawing_visibility = NVV_INVISIBLE;
}
}
}
Property Description
Constant Description
Check to see if there are any errors present in the Gateway Session window
Another reason for the simulation not running could be due to actual simulation errors, such
as cannot find model, cannot converge, and no control statements present. These errors will
be displayed in the Gateway Session Window (see Figure A-4).
smartview S <S_INSTALL_ROOT>/bin/smartview
scholar S <S_INSTALL_ROOT>/bin/scholar
vwf S <S_INSTALL_ROOT>/bin/vwf -d -fg
+
Check to see if there are any errors present in the Gateway Session Window
Another reason that can cause vectors not to be plotted could be due to actual simulation
errors. For example, cannot find vector, cannot converge, or no control statements present.
These errors will be displayed in the Gateway Session Window (see Figure A-4).
Verify the Setting of Plot Options
The plot options in Gateway decide how to plot the vectors specified. If the user chose to set
the Analysis Type filter on the plot dialog to Transient Analyses and there are no transient
analyses in the simulation, then the vectors will not be plotted.
A Netlisting ......................................................................224
Template String .............................................................161
Adding
Changing Symbols .....................................................194–196
Diagonal Wires .............................................................. 139
Drawing Objects ............................................................ 198 Checking Designs ............................14–16, 36, 220–223, 242
Symbols ....................................................................... 120 Chord Symbol ...........................................................148–153
Text ............................................................................ 198 Colors ...............................................................................34
Wires ................................................................... 134–139 Editing and Resetting to Default .........................................199
Analog ............................................................................ 244 Control ............................................................................237
Analyses Toolbar ................................................................. 17 Control Cards ........................................................16–17, 250
Application Settings Group Control Files
Auto-Save ...................................................................... 33 Atlas ............................................................................237
Colors ...................................................................... 34–35 CDL ............................................................................237
Drawing Checks ............................................................... 36 Guardian ......................................................................236
Frame ...................................................................... 37–38 NDL ............................................................................237
Grid ......................................................................... 39–41 Simulation ............................................................230–237
Number Format ............................................................... 54 SmartSpice ...................................................................230
Shortcuts ........................................................................ 57 Verilog .........................................................................231
Technology ..................................................................... 58 Window ..........................................................................17
Toolbars ......................................................................... 59 Converting from EDIF .................................................281–287
Arrays ..................................................................... 185–190 Copying ...........................................................................124
Atlas ................................................................................. 45 Creating
Control File ................................................................... 237 Control Files ..........................................................230–237
Netlisting ...................................................................... 224 Schematic Drawings .........................................................80
Preferences .............................................................. 45, 66 Specific Netlists .....................................................227–229
Template String ............................................................. 161 Symbols ...............................................................155–164
Attribute Object ................................................................. 312 Symbols from Schematic ..................................................192
attributes Cross Probing ...........................................................247–249
editing ......................................................... 127, 128–130
ordering and positioning ........................................... 130–133 D
symbol ................................................................. 158–161
symbol pin .................................................................... 156 DC Bias ...................................................................254–259
wires ................................................................... 138–139 Deck ...............................................................................238
AvanWaves DeckBuild ...........................................................................66
Preferences .................................................................... 72 Deleting ...........................................................................124
Descending ......................................................................193
B Deselecting ......................................................................122
Buses Design Checking ..............................14–16, 36, 220–223, 242
Chord Symbol ....................................................... 148–153 Design Flow
Iterative Instances .......................................................... 154 Control Files ..........................................................230–237
Naming Conventions ............................................... 145–146 Error Checking .......................................................220–223
Ripping ................................................................ 147–148 Input Deck ....................................................................238
Netlisting ..............................................................224–229
C Simulation ....................................................................240
Callback API ............................................................. 309–312 Designs
Exporting ..................................................86–90, 299–300
Callback Script
Importing ........................................................91, 302–304
Attaching ...................................................................... 307
Disconnecting ...........................................................125–126
Callback Scripting
Specifying .................................................................... 308 Done ...............................................................................311
CDL Drawing .............................................................................36
Control File ................................................................... 237 Drawings
T Z
Thresholds ................................................................. 12, 259 Zooming ..................................................................207–209
TonyPlot
Preferences .................................................................... 71
Tools Settings Group
Layout Editor ................................................................... 62
Simulator. ................................................................. 63–68
Text Editor ...................................................................... 69
Waveform Viewer ............................................................. 70
Troubleshooting
Cannot create input deck/netlist/control deck ................ 314–316
Cannot Plot Vectors ................................................ 320–322
Common Issues ..................................................... 314–326
DC Bias Markers Not Present ........................................... 322
Licensing .............................................................. 324–325
Nameservice ................................................................. 326
Output/Error File Not Present .................................... 323–324
Simulation Does Not Run ......................................... 317–320
V
Value Changed ................................................................. 310
Vectors
Plotting .................................... 20, 64, 249, 264, 320–322