10/09/2024, 10:02 "Time Borrowing" : Static Timing Analysis (STA) basic (Part 2) |VLSI Concepts

Home More STA & SI

VLSI Basic Extraction & DFM Low Power Physical Design Vlsi Interview Questions Video Lectures

VLSI Industry: Insight About Us Recommended Book Papers VLSI Jobs

VLSI Concepts
Subscribe To VLSI EXPE

Posts

Comments

An online information center for all who have Interest in Semiconductor Industry.
Translate page

Select Language

Index Search This Blog

Chapter1 Chapter2 Chapter3 Chapter4 Chapter5 Chapter6 Chapter7 Chapter8

STA & SI
Introduction Static Timing Analysis Clock Advance STA Signal Integrity EDA Tools Timing Models Other Topics
VLSI Basics
Chapter1 Chapter2 Chapter3 Chapter4 Chapter5 Chapter6
Extraction & Index
DFM Introductio Parasitic Interconnect Corner (RC Manufacturing Effects and Their Dielectric Process Other
Chapter 1: Dig
n Corner) Modeling Layer Variation Topic
Chapter 2: Se
Chapter 3: CM
Monday, March 28, 2011 Chapter 4: CM
Chapter 5: CM
"Time Borrowing" : Static Timing Analysis (STA) basic (Part 2)
Featured Post

STA & SI:: Chapter 2: Static Timing Analysis

10 Employee
2.1 2.2 2.3a 2.3b 2.3c 2.4a Workplace
Basic Concept Of Basic Concept of Setup-Hold Examples:S-H
Timing Paths Time Borrowing Timing Path Delay Employees funct
Setup-Hold Violation Time/Violation making sure that
2.4b 2.4c 2.5a 2.5b 2.6a 2.6b incredibly import

Interconnect Delay Delay - Wire Load Maximum Clock Calculate “Max Clock Freq”- Fix Setup-Hold
Fix Setup-Hold Violation-1
Models Model Frequency Examples Violation-2
2.6c 2.7a 2.7b 2.7c 2.8 Vls
Fix Setup-Hold Incr/Decr Delay Incr/Decr Delay 10 ways to fix Setup-Hold
Incr/Decr Delay Method-3
Violation-3 Method-1 Method-2 Violation.

Static Timing analysis is divided into several parts:

Part1 -> Timing Paths

Part2 -> Time Borrowing
Videos
Part3a -> Basic Concept Of Setup and Hold
Part3b -> Basic Concept of Setup and Hold Violation
VLS
Part3c -> Practical Examples for Setup and Hold Time / Violation
Part4a -> Delay - Timing Path Delay
Part4b -> Delay - Interconnect Delay Models
Part4c -> Delay - Wire Load Model
Part5a -> Maximum Clock Frequency
Part5b -> Examples to calculate the “Maximum Clock Frequency” for different circuits.
Part 6a -> How to solve Setup and Hold Violation (basic example)
Part 6b -> Continue of How to solve Setup and Hold Violation (Advance examples)
Part 6c -> Continue of How to solve Setup and Hold Violation (more advance examples)
Part 7a -> Methods for Increase/Decrease the Delay of Circuit (Effect of Wire Length On the Slew)
Part 7b -> Methods for Increase/Decrease the Delay of Circuit (Effect of Size of the Transistor On the Slew)
Part 7c -> Methods for Increase/Decrease the Delay of Circuit (Effect of Threshold voltage On the Slew)
Part 8 -> 10 ways to fix Setup and Hold Violation.

In a ASIC there are majorly two types of component. Flip-flop and other is Latches. Basically Here we will discuss about Latched based timing Total Pageviews
analysis.
Before this we should understand the basic differences between the latch based design and flip-flop based design. 12,860,3
Edge-triggered flip-flops change states at the clock edges, whereas latches change states as long as the clock pin is enabled.
The delay of a combinational logic path of a design using edge-triggered flip-flops cannot be longer than the clock period except for
those specified as false paths and multiple-cycle paths. So the performance of a circuit is limited by the longest path of a design.
In latch based design longer combinational path can be compensated by shorter path delays in the sebsequent logic stages.So for
higher performance circuits deisgner are turning to latched based design.
Popular Posts
Its true that in the latched based design its difficult to control the timing because of multi-phase clockes used and the lack of "hard" clock edges at
which events must occur. "Timing Paths
Timing Analys
The technique of borrowing time from the shorter paths of the subsequent logic stages to the longer path is called time borrowing or cycle basic (Part 1)
stealing.

https://www.vlsi-expert.com/2011/03/static-timing-analysis-sta-basic-part2.html 1/7
10/09/2024, 10:02 "Time Borrowing" : Static Timing Analysis (STA) basic (Part 2) |VLSI Concepts
Lets talk about this. Please See the following figure.
Home VLSI Basic STA & SI Extraction & DFM Low Power Physical Design Vlsi Interview Questions Video Lectures Basic of Timin
Analysis in Ph
Design
VLSI Industry: Insight About Us Recommended Book Papers VLSI Jobs
"Examples Of
and Hold time
Timing Analys
basic (Part 3c

"Setup and Ho
: Static Timing
(STA) basic (P

"Setup and Ho
Violation" : Sta
Timing Analys
basic (Part 3b

10 Ways to fix
and HOLD vio
Static Timing A
(STA) Basic (P

Example of Latched based design. Delay - "Wire

Model" : Static
Analysis (STA
(Part 4c)
There are 4 latches (positive level sensitive). L1 and L3 are controlled by PH1 and L2 and L4 are controlled by PH2. G1, G2, G3 and G4 are combinational
"Time Borrow
logic paths. For now assume a library setup time is zero for the latches and zero delay in latch data-path in the transparent mode.
Static Timing A
Now if assume that if designs using edge-triggered flip-flops, the clock period has to be at least 8 ns because the longest path in G1 is 8 ns. Now as the clock (STA) basic (P
pulse is 5ns , there is a voilation at L2. On the other hand, if the design uses latches , L2 latch is transparent for another 5ns and since the eighth (8th) ns is
within the enabled period of L2, the signal along path1 can pass through L2 and continue on path2. Since the delay along path2 is 2 ns, which is short enough to Delay - "Interc
compensate for the overdue delay of path1, this design will work properly. In other word we can say that path1 can borrow sometime (3ns) from the path2. Since Delay Models
Timing Analys
the sum of path1 and path2 is 10ns, which is the required time of L3, there will be no voilation in either of the Latches. basic (Part 4b
For the same reason, path3 can borrow some time (1ns) from path4 without any timing violation.
Maximum Clo
Note: A latch-based design completes the execution of the four logic stages in 20 ns, whereas an edge-triggered based design needs 32 ns. Frequency : S
Timing Analys
basic (Part 5b
Lets see this in a more complex design. Its self explanatory.

EDN Feed

Macro models
engineers sim
circuits and sy
Automate ESD
protection ver
for complex IC
Formal-based
methodology
digital design
verification tim
Getting in syn
UVM sequenc
Get those cloc
domains in sy

Followers
Example Of Timing Borrowing
Followers (765
Just wanted to convey here that this Timing borrowing can be multistage. Means we can easily say that for a latched based design, each executing path must
start at a time when its driving latch is enabled, and end at a time when its driven latch is enabled.

Few Important things:

Time borrowing occur with in the same cycle. Means launching and capturing latches be using the same phase of the same clock.
when the clocks of the launching and capturing latches are out of phase, time borrowing is not to happen. Usually it was disabled by
EDA tools.
Follow
Time borrowing typically only affects setup slack calculation since time borrowing slows data arrival times. Since hold time slack
calculation uses fastest data, time-borrowing typically does not affect hold slack calculation.

Few Important terminology:

Maximum Borrow time:

Maximum Borrow time is the clock pulse width minus the library setup time of the latch. Usually to calculate the maximum allowable borrow time,
start with clock pulse width and then substract clock latency , clock reconvergence pessimism removal , library setup time of the endpoint latch.

Negative Borrow time:

If the arrival time minus the clock edge is a negative number, the amount of time borrowing is negative ( in other way you can say that no
borrowing). This amount is know as Negative Borrow time.

undefined (Previous) Index undefined (Next)

Posted by VLSI Expert at 3:57 PM

https://www.vlsi-expert.com/2011/03/static-timing-analysis-sta-basic-part2.html 2/7