Microprocessor Unit 1&2
Microprocessor Unit 1&2
ELECTRONICS ENGINEERING
403, KEE 602 & KEC502 (BEC-101/201)
Memory Unit
All the data that has to be processed or has been processed is stored in the memory unit.
The memory unit acts as a hub of all the data. It transmits it to the required part of the
computer whenever necessary.
Output Unit
All the information sent to the computer once processed is received by the user through the
output unit. Devices like printers, monitors, projectors, etc. all come under the output unit.
THANK YOU
For
Watching
THANK YOU
For
Watching
8085 System Bus: The microprocessor communicates with memory and other devices (input
and output) using three buses: Address Bus, Data Bus and Control Bus.
THANK YOU
For
Watching
0 1 1 Opcode fetch
0 1 0 Memory read
0 0 1 Memory write
1 1 0 I/O read
1 0 1 I/O write
1 1 1 Interrupt acknowledge
0 0 0 Halt
RD’ – It is a signal to control READ operation. When it is low the selected memory or
input-output device is read.
WR’ – It is a signal to control WRITE operation. When it goes low the data on the
data bus is written into the selected memory or I/O location.
READY – It senses whether a peripheral is ready to transfer data or not. If READY is
high(1) the peripheral is ready. If it is low(0) the microprocessor waits till it goes
high. It is useful for interfacing low speed devices.
RESET IN’ – When the signal on this pin is low(0), the program-counter is set to
zero, the buses are tristated and the microprocessor unit is reset.
RESET OUT – This signal indicates that the MPU is being reset. The signal can be
used to reset other devices.
HOLD – It indicates that another device is requesting the use of the address and
data bus. Having received HOLD request the microprocessor relinquishes the use of
the buses as soon as the current machine cycle is completed. Internal processing
may continue. After the removal of the HOLD signal the processor regains the bus.
HLDA – It is a signal which indicates that the hold request has been received after
the removal of a HOLD request, the HLDA goes low.
SID and SOD – SID is a data line for serial input where as SOD is a data line for serial
output.
THANK YOU
For
Watching
Control bus:
The control bus is having various single lines used for sending control signals in the form of
the pulse to the memory and I/O devices. The MPU generates specific control signals to
perform a particular operation. Some of these control signals are memory read, memory
write, I/O read and I/O write.
THANK YOU
For
Watching
THANK YOU
For
Watching
THANK YOU
For
Watching
THANK YOU
For
Watching
THANK YOU
For
Watching
THANK YOU
For
Watching
• Assembler directives are the instructions used by the assembler at the time of assembling
a source program. More specifically, we can say, assembler directives are the commands
• Assembler directives are the instructions provided to the assembler, not the processor as
the processor has nothing to do with these instructions. These instructions are also
Memory name AREA has three consecutive locations where 30H, 52H and 35H are to be
stored.
These two 16-bit data 1020H and 4216H are stored at 4 consecutive locations in the memory
MARK.
By this instruction, the assembler gets to know that the statements following this instruction,
must be stored in the memory location beginning with address 1050H.
THANK YOU
For
Watching
2 The microprocessor makes the ALE signal HIGH and at the middle of T1 state, ALE signal
goes LOW.
3 The status signals are changed as IO/𝑀’ = 0, S1 =1 and S0 = 1. These status signals do not
change throughout the OF machine cycle.
4 T2 The microprocessor makes the RD’ line LOW to enable memory read and increments the
Program Counter.
5 The contents on D7 – D0 (i.e. the Opcode) are placed on the address / data bus.
6 T3 The microprocessor transfers the Opcode on the address / data bus to Instruction
Register (IR).
7 The microprocessor makes the RD’ line HIGH to disable memory read.
6 T3 The data loaded on the address / data bus is moved to the microprocessor.
7 The microprocessor makes the RD’ line HIGH to disable the memory read
operation.
For PDF join our Telegram Channel from description
FUNDAMENTALS OFKCS
ELECTRONICS ENGINEERING
403, KEE 602 & KEC502 (BEC-101/201)
• Memory Write Machine Cycle of 8085:
4 T2 The microprocessor makes the 𝑊𝑅’ line LOW to enable memory write.
5 The contents of the specified register are placed on the address / data bus.
6 T3 The data placed on the address / data bus is transferred to the specified
memory location.
7 The microprocessor makes the 𝑊𝑅’ line HIGH to disable the memory write
operation.
For PDF join our Telegram Channel from description
FUNDAMENTALS OFKCS
ELECTRONICS ENGINEERING
403, KEE 602 & KEC502 (BEC-101/201)
• I/O Read Machine Cycle of 8085
2 The microprocessor makes the ALE signal HIGH and at the middle of T1 state,
ALE signal goes LOW.
3 The status signals are changed as IO/𝑀’ = 0, S1 =1 and S0 = 0. These status
signals do not change throughout the I/O read machine cycle.
4 T2 The microprocessor makes the 𝑅𝐷’ line LOW to enable I/O read.
5 The contents on D7 – D0 (i.e. the data) are placed on the address / data bus.
6 T3 The data loaded on the address / data bus is moved to the microprocessor ie.,
to the accumulator.
7 The microprocessor makes the 𝑅𝐷’ line HIGH to disable the I/O read operation.
4 T2 The microprocessor makes the 𝑊𝑅’ line LOW to enable I/O write.
5 The contents of the Accumulator are placed on the address / data bus.
6 T3 The data placed on the address / data bus is transferred to the specified I/O
port.
7 The microprocessor makes the 𝑊𝑅’ line HIGH to disable the I/O write
operation
THANK YOU
For
Watching