Scribd
Upload
18 views

LAB Experiment 2 OR Gate

experiment time na

Uploaded by

Mark Daniel Abuda II
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
18 views

LAB Experiment 2 OR Gate

experiment time na

Uploaded by

Mark Daniel Abuda II
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

Republic of the Philippines

CAVITE STATE UNIVERSITY


Imus Campus
Cavite Civic Center Palico IV, Imus, Cavite
 (046) 471-6607/ (046) 471-6770/ (046) 6862349
www.cvsu.edu.ph

NAME:______________________________________________ Course and


Section:____________

COSC 65B – ARCHITECTURE AND ORGANIZATION


LABORATORY EXPERIMENT NO. _______

OR GATE
I. Aim: To verify basic Logic gates.
II. Materials/Tools:
Wire stripper, solid wire # 22, bread board, LED, Digital IC (7408 AND
Gate), 9v battery or power supply, resistor, alligator clips
III. CIRCUIT DIAGRAM:

INPUT OUTPUT

A B C

IV. PROCEDURE:

1. Plug the chips you will be using into the breadboard. Point all the chips
in the same direction with Pin 1 at the upper left corner.
2. Connect +5v and GRND pins of each chip to the power and ground bus
strips on the breadboard.
3. Make the connection as per circuit diagram.
4. Switch on +VCC and apply various combinations of input according to
the Truth Table.
V. REVIEW QUESTIONS:
1. Why do we use an OR gate?
______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
_____________________

2. What is the input combination that will produce a LOW (0) at the output of an
or gate?
______________________________________________________________________________
_______
______________________________________________________________________________
_______
______________________________________________________________________________
_______

3. How does the output of an OR gate relate to its input?


______________________________________________________________________________
______________________________________________________________________________
______________________________________________________________________________
_____________________

VI. CONCLUSION:

You might also like