Open navigation menu
Close suggestions
Search
Search
en
Change Language
Upload
Sign in
Sign in
Download free for days
0 ratings
0% found this document useful (0 votes)
376 views
12 pages
Nvidia
interview questions of nvidia
Uploaded by
Gyanesh Chandra Das
AI-enhanced title
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content,
claim it here
.
Available Formats
Download as PDF or read online on Scribd
Download
Save
Save nvidia For Later
Share
0%
0% found this document useful, undefined
0%
, undefined
Print
Embed
Report
0 ratings
0% found this document useful (0 votes)
376 views
12 pages
Nvidia
interview questions of nvidia
Uploaded by
Gyanesh Chandra Das
AI-enhanced title
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content,
claim it here
.
Available Formats
Download as PDF or read online on Scribd
Carousel Previous
Carousel Next
Download
Save
Save nvidia For Later
Share
0%
0% found this document useful, undefined
0%
, undefined
Print
Embed
Report
Download
Save nvidia For Later
You are on page 1
/ 12
Search
Fullscreen
915723, 3:55 PM ‘Nuala Asie Design Interview Questions | vsiteshers visi4freshers dDesign DFT Verification CMOS Nvidia Asic Design Interview Questions sitreshers February 24,2022 Add Comment" Company Preparation 41. Complete the blanks in the following question with the appropriate answer. Given Base CPI(Cycles per instruction) = 1, clock frequency = F GHz, Miss rate for L2 cache =M%, access time of L2 cache = Ans Miss rate for L3=N%, access time for L3 cache=B ns Main memory access time = C ns We have two memory system: ‘System 1-with L3 cache only ‘System 2-with a L3 cache and L2 cache M 2 N A 5 B 40 c 100 ‘System will have higher performance gain.(1 for system 1 and 2 for system 2). ‘The performance ratio of the high performance system to the lower performance system (round off integer part) is 2. Complete the blanks in the following question with the appro} ‘A.system has X MB, Y way set associative cache with block size Z Bytes. Processor generates M bit addresses in dition to tag there are 2 valid bit, 1 replacement bit and 1 modified bi. A npe:iiwwwisareshers.com/2022/02hnvdia-ase-design-inerview-questions html an915723, 3:55 PM ‘Nuala Asie Design Interview Questions | vsiteshers Write With Confidence Check your grammar, spelling, and punctuation instantly with Grammarly M 64 ‘The size of the tag array is KBytes 3. Complete the blanks in the following question with the appropriate answer. Consider the following circuit of identical NMOS transistors connected as shown in the figure below. VDD=5V; VTH (transistor threshold voltage) = 2V, Vin = 4V. N2 vop 1 cr NB Vistreshers voo Vin a. Voltage at node N1 is . b. Voltage at node N2 is Vv. . Voltage at node N3 is v. 4. Complete the blanks in the following question with the appropriate answer. In a digital design, power gating is implemented for standard cells with efficiency of 80% and power gating is implemented for RAMS with efficiency of 90% Why this ad? @ Standard cell dynamic power = 300mW and RAMS Dynamic power = 150mW. com/2022/02/nvidia-asic-design-nterviow-questions him! ane915723, 3:55 PM ‘Nuala Asie Design Interview Questions | vsiteshers Standard cell leakage power = 100mW and RAMS Leakage Power = 50mW. 10% of the standard cells are always ON and not power gated When the design is power-gated, the dynamic power is mW and leakage power is 5. Complete the blanks in the following question with the appropriate answer. Ads by Ge Why this ad? @ mW, ‘The following circuit consists of two identical flops F1, F2, a combinational logic cloud, and 10 identical clock buffers, The relevant timing parameters are listed in the table below, The circuit has a maximum operating frequency of 500 MHZ. Setup time of flop = 0.2ns Hold time of flop = 0.0ns Talk-q of flop = 0.2ns A hitps hv. vsitrashers.com/2022/02!nvidia-asic-design-nterview-questions html ane915723, 3:55 PM ‘Nuala Asie Design Interview Questions | vsiteshers Delay of single clock buffer = 0.1ns Ted FL = ve [visiatceshers Teb Teb Based on the above data ,TPI ns. 6. Complete the blanks in the following question with the appropriate answer. (0->1 event can occur on signal "A" within the window 15ps to 7Sps. The signal “B" stays at logic "1" from Ops to 120ps. 150 event can occur on signal "C* 45ps to 65ps. The delay of the AND gate is 20ps. ‘The delay of the NOT gate is 10ps. A v1 B Visiafreshers c y2 A npe:iiwwwisareshers.com/2022/02Invdia-ase-design-inerviow-questions html ana915723, 3:55 PM ‘Nuala Asie Design Interview Questions | vsiteshers If the signal nets "Y1" and "Y2" are routed on adjacent tracks, a crosstalk event might occur on these nets in the window, psto ps. Why this ad? @ 7. Complete the blanks in the following question with the appropriate answer. ‘Two flip flops are placed far from each other with no combinational logic in between, The distance between the two flop is 60mm, data wire delay is 400psimm and clock wire delay is 200ps/mm. Setup time of the flops is 0.5ns and clock to q delay is 0.5 ns, The clock periad is Sns. We need to insert retiming flops in the data path to meet timing constraints RST RST FFL FF2 lk | clk ~ [isiaireshers | —> 200 ps/men A com/2022/02/nvidia-asic-design-nterviow-questions him! ein2915723, 3:55 PM ‘Nuala Asie Design Interview Questions | vsiteshers The minimum number of retiming flops required for above circuit to work as per given timing constraints is Ads by Google feedback | Why this ad? @ 8. Complete the blanks in the following question with the appropriate answer. Design operating point changes from
to
a > a > Fout Fin] gq bar ag Oba eax Ob vise] Input Frequency (Fin) KHz =25 ‘Output Frequency (KHz) A2. Complete the blanks in the following question with the appropriate answer. npe:iiwwwvisareshers.com/2022/02Invdia-ase-design-inerviow-questions hin] m2915723, 3:55 PM ‘Nuala Asie Design Interview Questions | vsiteshers CR NoT 15 20 AND 10 15 BUFFER 10 20 XOR 25 20 For t>0 output 2=0 for a duration of, ns, 13. Complete the blanks in the following question with the appropriate answer. traffic signal cycles from GREEN to YELLOW, YELLOW to RED and RED to GREEN. In each cycle, GREEN is turned on for "G" seconds, YELLOW is turned on for "Y" seconds and the RED is turned on for "R" seconds, (FSM). This traffic light has to be implemented using a finite state machine The only input to this FSM is a clock of "N" seconds period. Green "G" (in seconds)=12 Yellow "Y" (in seconds)=3 Red "R" (in seconds)=15 Clock Period N (in seconds}=3 The minimum number of fip flops required to implement this logic, 14. Complete the blanks in the following question with the appropriate answer. A digital logic is implemented in the fashion shown in the diagram. Inputs of the first xor gate are : (1, X). All the Xor-gates after this stage have inputs as : (output of previous stage, X). °N" Xor-gates are connected in series as per the diagram. A npe:iiwwwisareshers.com/2022/02Invdia-ase-design-inerviow-questions html anz915723, 3:55 PM ‘Nuala Asie Design Interview Questions | vsiteshers pynay ry) Nn x Visiafreshers = = Number of Xor gates connected in series (N)= 50 1) Output of Nth xorgate is 2) Output of " Note: If the answer is NOT(x) or inversion of x then mention it as either x’ or x ‘or xbar, xor-gate when passed through a not-gate is 15. Complete the blanks in the following question with the appropriate answer. Consider a rotating disk, with 1/4th of the disk painted black and white alternatively. There are two sensors A and B mounted close to the disk, but not touching the disk. Sensors A and B are 45 degrees apart as shown. The sensors output logic 1 when the color of the disk below it shall be white and logic 0 when it shall be black For eg: In the current position both the sensors output logic 1 Delay for Inverter (Td), Setup time (Tsu) and Clock to Q (Teq) are given in the below table Tsu (ns) os Teq (ns) 0s A hitps hv. vsitrashers.com/2022/02!nvidia-asic- design-nterview-questions him! oz915723, 3:55 PM ‘Nuala Asie Design Interview Questions | vsiteshers rotations per microsecond in clockwise direction answer as +100. 16. Complete the blanks in the following question with the appropriate answer. M takes X no. of days to complete one-fifth of the work, N takes Y no. of days to complete one-tenth of the same work and O takes Z no. of days to complete half the work. Hall of them work together for 4 days and M and © quit, how long will it take for N to complete the remaining work done. Y 6 12 N will complete the work in days. Note: Round the number to nearest Integer. For Ex: if the answer is 25.1 then enter 25, if the answer is 25.9 then enter 26. 17. Complete the blanks in the following question with the appropriate answer. ‘Aman can row A kmph in still water. If the river is flowing at a speed of B kmph, it takes him C minutes to row to a place and back. How far is the place? 8 (kmph) 3 C (minutes) 56 Parameters Note: Pis truncate to 2 decimal values, For example: if the answer is 3.452, enter 3.45 if the answer is 5, enter 5,00 Ifthe answer is 5.5, enter 5.50 Place is Km away. 18. Complete the blanks in the following question with the appropriate answer. How many zeroes are there at the end (Isb side), in the decimal expansion of 2021! (2021 factorial)? ‘The number of zeroes is: 19. Complete the blanks in the following question with the appropriate answer Eight ants are present, one at each vertex of an octagon. Each ant randomly picks a direction and starts to move along the edge of the octagon. a npe:iiwwwisareshers.com/2022/02Invdia-ase-design-inerviow-questions html s0n2915723, 3:55 PM ‘Nuala Asie Design Interview Questions | vsiteshers main() ( inti) Assume the following values for i & j print("%od al, i
>j); ) Values: 68 2 41) First Output___ 2) Second Output__. a visi4freshers Hi 'm Designer of this blog. RELATED POSTS 0 comments: To leave a comment, click the button below to sign in with Blogger. Newer Post Home hitps sv. vsitrashers.com/2022/02/nvidia-asic-design-nterview-questions html Older Post nie915723, 3:55 PM ‘Nuala Asie Design Interview Questions | vsiteshers Copyright © 2023 visistreshers Published By visiafreshers Aa npe:iiwwwvisareshers.com/2022/02Invdia-ase-design-inerview-questions html rane
You might also like
DG Iqs Full
PDF
100% (2)
DG Iqs Full
126 pages
Digital Interview Questions
PDF
No ratings yet
Digital Interview Questions
5 pages
Interview Questions
PDF
No ratings yet
Interview Questions
2 pages
Qualcomm Interview Experience
PDF
No ratings yet
Qualcomm Interview Experience
2 pages
Lab 09
PDF
No ratings yet
Lab 09
5 pages
Interview Questions 2020-22
PDF
No ratings yet
Interview Questions 2020-22
65 pages
VLSI Interview Questions
PDF
No ratings yet
VLSI Interview Questions
19 pages
Interrupt Latency Is The Time
PDF
No ratings yet
Interrupt Latency Is The Time
15 pages
Intel
PDF
67% (3)
Intel
5 pages
VLSI Placement Papers
PDF
No ratings yet
VLSI Placement Papers
5 pages
Nvidia
PDF
No ratings yet
Nvidia
3 pages
VLSI Interview Questions
PDF
0% (1)
VLSI Interview Questions
41 pages
VLSI Lab Manual
PDF
No ratings yet
VLSI Lab Manual
117 pages
Texas Instruments Placement Paper May 2011
PDF
No ratings yet
Texas Instruments Placement Paper May 2011
5 pages
QUALCOMM
PDF
No ratings yet
QUALCOMM
8 pages
ASIC Interview Question & Answer - Verilog Interview Questions
PDF
No ratings yet
ASIC Interview Question & Answer - Verilog Interview Questions
18 pages
Nvidia Interview Question
PDF
No ratings yet
Nvidia Interview Question
1 page
Assignment Solution Week3
PDF
No ratings yet
Assignment Solution Week3
3 pages
General Digital 1. General Digital Design Questions Design Questions
PDF
No ratings yet
General Digital 1. General Digital Design Questions Design Questions
44 pages
Placement Papers
PDF
No ratings yet
Placement Papers
4 pages
2015 Batch Online Written Test
PDF
No ratings yet
2015 Batch Online Written Test
9 pages
Verilog Tips and Interview Questions - Verilog
PDF
No ratings yet
Verilog Tips and Interview Questions - Verilog
8 pages
Asynchronous FIFO Design Using Verilog
PDF
No ratings yet
Asynchronous FIFO Design Using Verilog
15 pages
FPGA Interview Questions, FPGA Interview Questions & Answers
PDF
No ratings yet
FPGA Interview Questions, FPGA Interview Questions & Answers
6 pages
Blocking Non Blocking
PDF
No ratings yet
Blocking Non Blocking
3 pages
Test 35
PDF
No ratings yet
Test 35
6 pages
RTL - Interview - Questions
PDF
100% (1)
RTL - Interview - Questions
4 pages
SANDISK
PDF
100% (3)
SANDISK
3 pages
System Verilog Classes
PDF
No ratings yet
System Verilog Classes
105 pages
Verilog - Interview - Handbook
PDF
No ratings yet
Verilog - Interview - Handbook
23 pages
Final Test - B98
PDF
No ratings yet
Final Test - B98
4 pages
ARM Interview Question
PDF
No ratings yet
ARM Interview Question
28 pages
Verilog Weekly Quiz 1 - : Questions Right Wrong Unattended Accuracy Time Taken
PDF
No ratings yet
Verilog Weekly Quiz 1 - : Questions Right Wrong Unattended Accuracy Time Taken
28 pages
USB Interview Questions PDF
PDF
No ratings yet
USB Interview Questions PDF
8 pages
Verilog Ques and Ans
PDF
No ratings yet
Verilog Ques and Ans
9 pages
System Verilog Short Notes
PDF
100% (1)
System Verilog Short Notes
22 pages
UVM Interview Questions - VLSI Encyclopedia
PDF
No ratings yet
UVM Interview Questions - VLSI Encyclopedia
7 pages
SV Constraints 240529 181113
PDF
No ratings yet
SV Constraints 240529 181113
27 pages
Systemverilog Interview Questions
PDF
No ratings yet
Systemverilog Interview Questions
4 pages
Verilog Operators Part-I
PDF
No ratings yet
Verilog Operators Part-I
5 pages
Understanding DDR - DDR Protocol - Truechip VIPs
PDF
No ratings yet
Understanding DDR - DDR Protocol - Truechip VIPs
9 pages
Placement Test
PDF
No ratings yet
Placement Test
4 pages
Interview Question Usefullink
PDF
No ratings yet
Interview Question Usefullink
3 pages
Verilog Interview Question
PDF
No ratings yet
Verilog Interview Question
8 pages
Master Set
PDF
No ratings yet
Master Set
624 pages
Verilog Interview Questions Part 1
PDF
No ratings yet
Verilog Interview Questions Part 1
7 pages
ASIC-System On Chip-VLSI Design: Intel Interview Questions
PDF
No ratings yet
ASIC-System On Chip-VLSI Design: Intel Interview Questions
5 pages
Verilog Interview Questions 1670709109
PDF
No ratings yet
Verilog Interview Questions 1670709109
21 pages
What Are UVM Phases
PDF
No ratings yet
What Are UVM Phases
4 pages
Interview Experience - NXP Semiconductors
PDF
No ratings yet
Interview Experience - NXP Semiconductors
2 pages
Apb Interview Question
PDF
No ratings yet
Apb Interview Question
4 pages
Www-Vlsi 4 Freshers
PDF
No ratings yet
Www-Vlsi 4 Freshers
14 pages
Nvidia
PDF
No ratings yet
Nvidia
3 pages
VLSI Interview Question
PDF
No ratings yet
VLSI Interview Question
17 pages
Texas Instruments - 1
PDF
No ratings yet
Texas Instruments - 1
10 pages
HYUNDAI Placement Paper 2011
PDF
100% (3)
HYUNDAI Placement Paper 2011
14 pages
Digital Electronics Lab Sample Questions
PDF
No ratings yet
Digital Electronics Lab Sample Questions
12 pages
Digital Design Interview Questions
PDF
No ratings yet
Digital Design Interview Questions
2 pages
Cycle Test 3 Set 1
PDF
No ratings yet
Cycle Test 3 Set 1
5 pages
Digital Design Interview Questions
PDF
No ratings yet
Digital Design Interview Questions
2 pages