R

ea

RTL8735BDM-VA3-CG
l

RTL8735BM-VA3-CG
te
k

RTL8735BDM-VL3-CG RTL8735BM-VL3-CG
C
on

RTL8735BDM-VA4-CG RTL8735BM-VA4-CG
fid

RTL8735BDM-VL4-CG RTL8735BM-VL4-CG
en
tia
lf

AmebaPro-II
or

Highly Integrated, Ultra-Low-Power

s id

IEEE 802.11a/b/g/n Compatible

dh

1T1R WLAN + Bluetooth

ar

Camera SoC
th
ar
ob

DATASHEET
u@
gm

(CONFIDENTIAL: For AmebaIoT registered user Only)

ai
l.c

Rev. 1.0 Lite

om

2022
 AmebaPro-II
Datasheet

Realtek Semiconductor Corp.

No. 2, Innovation Road II, Hsinchu Science Park, Hsinchu 300, Taiwan
Tel.: +886-3-578-0211. Fax: +886-3-577-6047
www.realtek.com
R
ea
l te
k
C
on
fid
en
tia
lf
or
s id
dh
ar
th
ar
ob
u@
gm
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power ii Rev 1.0 Lite

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
COPYRIGHT
©2022 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced,
transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any
means without the written permission of Realtek Semiconductor Corp.
DISCLAIMER
Realtek provides this document ‘as is’, without warranty of any kind. Realtek may make improvements
and/or changes in this document or in the product described in this document at any time. This document
could include technical inaccuracies or typographical errors.
R

TRADEMARKS
ea

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document
l te

are trademarks/registered trademarks of their respective owners.

k

USING THIS DOCUMENT

C
on

This document is intended for the software engineer’s reference and provides detailed programming
information.
fid

Though every effort has been made to ensure that this document is current and accurate, more information
en

may have become available subsequent to the production of this guide.

tia

ELECTROSTATIC DISCHARGE (ESD) WARNING

lf

This product can be damaged by Electrostatic Discharge (ESD). When handling, care must be taken.
or

Damage due to inappropriate handling is not covered by warranty.

s

Do not open the protective conductive packaging until you have read the following, and are at an approved
id

anti-static workstation.
dh

Use an approved anti-static mat to cover your work surface

ar
th

Use a conductive wrist strap attached to a good earth ground

ar

Always discharge yourself by touching a grounded bare metal surface or approved anti-static mat
ob

before picking up an ESD-sensitive electronic component

u@

If working on a prototyping board, use a soldering iron or station that is marked as ESD-safe
Always disconnect the microcontroller from the prototyping board when it is being worked on
gm
ai

REVISION HISTORY
l.c

Revision Release Date Summary

om

1.0 Lite First lite release.

AmebaPro-II Highly integrated, Ultra-low-power iii Rev 1.0 Lite

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

Table of Contents
1. GENERAL DESCRIPTION................................................................................................................................................ 1
2. FEATURES........................................................................................................................................................................... 2
3. BLOCK DIAGRAM............................................................................................................................................................. 4
3.1. POWER ARCHITECTURE ...................................................................................................................................... 5
3.1.1. AmebaPro-II Regulator Architecture ................................................................................................................ 5
3.1.2. Shutdown Mode ................................................................................................................................................. 6
3.1.3. Deep Sleep Mode ............................................................................................................................................... 7
R

3.1.4. Standby Mode .................................................................................................................................................... 8

ea

3.1.5. Sleep Mode ........................................................................................................................................................ 9

3.1.6. Snooze Mode .................................................................................................................................................... 10
l te

4. PIN ASSIGNMENTS .........................................................................................................................................................11

k

4.1. PACKAGE IDENTIFICATION ............................................................................................................................... 11

C

5. PIN DESCRIPTIONS ........................................................................................................................................................ 12

on

5.1. POWER ON TRAP PINS ......................................................................................................................................12

fid

5.2. ANALOG TO DIGITAL CONVERTER ................................................................................................................... 12

5.3. RF PIN .............................................................................................................................................................. 13
en

5.4. POWER PINS .....................................................................................................................................................13

5.5. CLOCK PINS ...................................................................................................................................................... 14
tia

5.6. CHIP ENABLE PIN .............................................................................................................................................14

lf

5.7. NOR/NAND FLASH INTERFACE ...................................................................................................................... 14

5.8. USB TRANSCEIVER INTERFACE........................................................................................................................ 15
or

5.9. AUDIO INTERFACE ............................................................................................................................................ 15

5.10. MIPI INTERFACE .............................................................................................................................................. 15
s id

5.11. SD CARD INTERFACE ....................................................................................................................................... 16

5.12. DIGITAL IO PINS............................................................................................................................................... 16
dh

5.12.1. GPIO Pin Functions ........................................................................................................................................ 18

ar

6. RF CHARACTERISTICS .................................................................................................................................................24
th

6.1. RF BLOCK DIAGRAM ........................................................................................................................................ 24

ar

6.2. WI-FI RADIO CHARACTERISTICS ...................................................................................................................... 25

6.3. BLUETOOTH RADIO CHARACTERISTIC .............................................................................................................. 25
ob

6.3.1. BT RF Transmitter Specifications.................................................................................................................... 25

6.3.2. BT RF Receiver Specifications ........................................................................................................................ 25
u@

7. ELECTRICAL CHARACTERISTICS ............................................................................................................................26

gm

7.1. TEMPERATURE LIMIT RATINGS ........................................................................................................................26

7.2. TEMPERATURE CHARACTERISTICS ................................................................................................................... 26
ai

7.3. POWER SUPPLY DC CHARACTERISTICS ............................................................................................................ 26

7.4. DIGITAL IO PIN DC CHARACTERISTICS ............................................................................................................ 26
l.c

7.5. POWER STATE AND POWER SEQUENCE.............................................................................................................27

om

7.5.1. Power On or Resuming from Deep Sleep Sequence ........................................................................................ 27

7.5.2. Resume from Standby Mode Sequence ............................................................................................................ 28
7.5.3. Reset Sequence ................................................................................................................................................ 28
7.5.4. Power Off Sequence......................................................................................................................................... 29
8. MECHANICAL DIMENSIONS ....................................................................................................................................... 30
8.1. PACKAGE SPECIFICATION ................................................................................................................................. 30
AmebaPro-II Highly integrated, Ultra-low-power iv Rev 1.0 Lite
IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
8.2. MECHANICAL DIMENSIONS NOTES ................................................................................................................... 32
9. ORDERING INFORMATION ......................................................................................................................................... 33
R
ea
l te
k
C
on
fid
en
tia
lf
or
s id
dh
ar
th
ar
ob
u@
gm
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power v Rev 1.0 Lite

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

List of Tables
TABLE 1. DEEP SLEEP MODE WAKEUP SOURCE ............................................................................................................................ 7
TABLE 2. STANDBY MODE WAKEUP SOURCE................................................................................................................................ 8
TABLE 3. SLEEP MODE WAKEUP SOURCE ..................................................................................................................................... 9
TABLE 4. POWER ON TRAP PINS .................................................................................................................................................. 12
TABLE 5. ADC PINS .................................................................................................................................................................... 12
TABLE 6. RF PINS ........................................................................................................................................................................ 13
TABLE 7. POWER PINS ................................................................................................................................................................. 13
TABLE 8. CLOCK AND OTHER PINS .............................................................................................................................................. 14
TABLE 9. CHIP ENABLE PIN .........................................................................................................................................................14
R

TABLE 10. CHIP ENABLE PIN ........................................................................................................................................................14

ea

TABLE 11. USB TRANSCEIVER INTERFACE ................................................................................................................................... 15

TABLE 12. AUDIO INTERFACE ....................................................................................................................................................... 15
l te

TABLE 13. MIPI INTERFACE .........................................................................................................................................................15

TABLE 14. SD CARD INTERFACE................................................................................................................................................... 16
k

TABLE 15. GPIO PINS ................................................................................................................................................................... 16

C

TABLE 16. GPIO PIN FUNCTION TABLE-1 ..................................................................................................................................... 18

on

TABLE 17. GPIO PIN FUNCTION TABLE-2 ..................................................................................................................................... 20

TABLE 18. GPIO PIN FUNCTION TABLE-3 ..................................................................................................................................... 21
fid

TABLE 30. BLUETOOTH TRANSMITTER PERFORMANCE TABLE-BLE ............................................................................................25

TABLE 31. BLUETOOTH RECEIVER PERFORMANCE TABLE-BLE ................................................................................................... 25
en

TABLE 32. TEMPERATURE LIMIT RATINGS .................................................................................................................................... 26

tia

TABLE 33. THERMAL PROPERTIES.................................................................................................................................................26

TABLE 34. POWER SUPPLY DC CHARACTERISTICS ....................................................................................................................... 26
lf

TABLE 35. TYPICAL DIGITAL IO DC PARAMETERS ....................................................................................................................... 26

or

TABLE 36. TIMING SPECIFICATION FOR POWER ON SEQUENCE ..................................................................................................... 27

TABLE 37. TIMING SPECIFICATION FOR RESUME FROM STANDBY MODE SEQUENCE .................................................................... 28
s

TABLE 38. TIMING SPECIFICATION FOR RESET SEQUENCE ............................................................................................................ 29

id

TABLE 39. TIMING SPECIFICATION FOR POWER OFF SEQUENCE ................................................................................................... 29

dh

TABLE 40. MECHANICAL DIMENSIONS NOTES .............................................................................................................................. 32

TABLE 41. ORDERING INFORMATION ............................................................................................................................................ 33
ar
th
ar
ob
u@
gm
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power vi Rev 1.0 Lite

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

List of Figures
FIGURE 1. BLOCK DIAGRAM OF AMEBAPRO-II.............................................................................................................................. 4
FIGURE 2. AMEBAPRO-II REGULATOR ARCHITECTURE ................................................................................................................. 5
FIGURE 3. POWER DIAGRAM OF SHUTDOWN MODE ...................................................................................................................... 6
FIGURE 4. DIAGRAM OF DEEP SLEEP MODE .................................................................................................................................. 7
FIGURE 5. POWER DIAGRAM OF STANDBY MODE.......................................................................................................................... 8
FIGURE 6. POWER DIAGRAM OF SLEEP MODE ............................................................................................................................... 9
FIGURE 7. POWER DIAGRAM OF SNOOZE MODE .......................................................................................................................... 10
FIGURE 8. PIN ASSIGNMENTS ...................................................................................................................................................... 11
FIGURE 21. RF BLOCK DIAGRAM .................................................................................................................................................. 24
R

FIGURE 22. POWER ON SEQUENCE OR RESUME FROM DEEP SLEEP ............................................................................................... 27

ea

FIGURE 23. TIMING SEQUENCE RESUME FROM STANDBY .............................................................................................................28

FIGURE 24. TIMING SEQUENCE OF RESET......................................................................................................................................28
l te

FIGURE 25. TIMING SEQUENCE OF POWER OFF ............................................................................................................................. 29

FIGURE 26. PACKAGE INFORMATION ............................................................................................................................................ 31
k
C
on
fid
en
tia
lf
or
s id
dh
ar
th
ar
ob
u@
gm
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power vii Rev 1.0 Lite

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

1. General Description
The Realtek RTL8735B (also named AmebaPro-II) is a highly integrated low-power 802.11a/b/g/n
Wireless LAN (WLAN) and Bluetooth camera SoC. It combines ARM v8M MCUs (500MHz and 2.23
DMIPS/MHz), WLAN MAC, a 1T1R capable WLAN baseband, Bluetooth MAC, RF, audio codec, ISP
and H264/H265 encoder in a single chip. It provides useful high speed connectivity interfaces, such as USB
2.0 host, USB 2.0 device, SD host and Ethernet interfaces. It also provides a bunch of configurable GPIOs
which are configured as digital peripherals for different application and control usage.
R

The AmebaPro-II series integrates internal memory for full Wi-Fi protocol functions. The embedded
ea

memory configuration also enables various application development.

l te
k
C
on
fid
en
tia
lf
or
s
id
dh
ar
th
ar
ob
u@
gm
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 1 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

2. Features
MCU Features Digital WDR
Real-M500 (TM9) clock frequency up to Image enhancement(brightness, contrast,
500MHz saturation, hue and sharpness)
I-Cache 32KB/D-Cache 32KB ISP tuning tool
eXecute In Place (XIP) on NOR flash Graphic Processing
Internal Memory
R

Digital resolution scaling up and down

ea

Supports 768KB ROM Multiple stream outputs and various

l

Supports 512KB RAM formats: NV12, RGB888

te
k

Supports external flash interface Each stream has individual OSD overlay
C

Supports MCM embedded 64MB/128MB Supports motion detection and private

on

DDR2 Memory mask

fid

Supports MCM embedded 64MB/128MB Video Encoding

en

DDR3L Memory Max 5-megapixel resolution for

H.264/H.265 encoding
tia

ISP Features
H.264 Baseline/Main/High profiles, levels
lf

Advanced temporal and spatial noise

4.1
or

reduction(3DNR)
Supports major brands of DOL-HDR or H.265 Main and Main Still profiles, levels
s
id

Staggered-HDR sensors 4
dh

Supports 12bit Bayer pattern input and 8bit JPEG/MJPEG Baseline and Max 5-
megapixel resolution for JPEG encoding
ar

YUY2 input from CMOS sensor

th

Supports MIPI CSI-2 four data lane Multiple streams real-time

ar

H.265/H.264/JPEG encoding
Supports Auto Banding, Auto Exposure,
ob

Auto White Balance H265 2M@30fps + H265 1M@30fps

u@

Black level compensation and dead pixel CBR/VBR rate control

cancellation Intelligent Engine
gm

Lens shading compensation 0.384 TOPS

ai

Lens distortion correction 384 MAC

l.c

High dynamic range fusion and tone Engine Precision: INT8/INT16

om

mapping for HDR sensor input

Advanced Contrast Adjustment and
Sharpness Enhancement
Programmable color matrix and gamma
table
AmebaPro-II Highly integrated, Ultra-low-power 2 preliminary
IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
Wi-Fi Features Peripheral Interfaces
802.11 a/b/g/n compatible 1x1, Maximum 4 UART interface, baud rate up
2.4GHz/5GHz to 4MHz and all of them can be
802.11e QoS Enhancement (WMM) configurable as log UART

Wi-Fi WEP, WPA, WPA2, WPA3, WPS. Maximum 4 I2C interface, Max clock
Open, shared key, and pair-wise key 400Kbps
authentication services Maximum 2 SPI interface, Master clock up
Supports low-power Tx/Rx for short-range to 25Mbps/Slave clock up to 31.25Mbps
R

application Maximum 12 PWM interface with

ea

Supports Antenna diversity configurable duration and duty cycle from

l

0 ~ 100%
te

Frame aggregation for increased MAC

k

efficiency (A-MSDU, A-MPDU) Maximum 8 ADC channel with 12-bit

C

mode with maximum 31.5KHz

Low latency immediate High-Throughput
on

Block Acknowledgement (HT-BA) Maximum 59 programmable GPIOs

fid

Long NAV for media reservation with CF- 2 GDMA and each with maximum 6
en

End for NAV release channels

Maximum 4 Comparator channel
tia

Integrated Balun, PA/LNA

Supports Watchdog Timer
lf

Bluetooth Low Energy

or

Bluetooth Low Energy (BLE) 5.1 Clock Source

s

Supports LE secure connections 40MHz crystal oscillator

id
dh

Supports LE scatternet Package Type

ar

Supports 1 Master/1 Slave 10mm x 10mm x 1.5mm

th

Security QFN128 pins

ar

Supports secure boot

ob

Crypto engine: MD5, SHA-1, SHA2-224,

u@

SHA2-256, HMAC, AES

ECDSA, ED25519
gm

RSA
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 3 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

3. Block Diagram
The AmebaPro-II diagram shown below provides a general application scenario. External devices can be
connected with the various peripheral interfaces. The PMU and related blocks for low power application
are also elaborated on this diagram.
3.3V
Power Source
1.35V
3.0~3.6V
Power Source PMU 1.8V
1.8V/1.35V
Power Source
R

0.9V Memory Unit

0.9V
ea

Cache SRAM
Real-
l te

M500 TCM ROM

500MHz
k

Memory Unit
C

High Speed Unit

DDR DDR2/3L
on

USB2.0 Controller 64MB/128MB

Device/ Host
10/100 RMII SPI
fid

PHY/ MAC Flash

Controller
WIFI
en

1x1 n
Video Unit
SD Host
tia

ISP
MJPG
Security Unit
lf

H264/
264
IPSec H265
or

MIPI
RSA
s

ECDSA/ Audio Unit

id

EDD25519 Switch Bus I2S

I2S
½ CPU CLK MHz Master/
Master//Salve
Salve
dh

SCE
A-SPORT
OTP
ar

Audio Codec
TRNG
th

General IO Unit
ar

Serial Connection
ob

HS-UART I2Sx12
PWM
HS-UART
HS-UART Master// Salve

GPIO
u@

SPI
HS-UART
HS-UART
Master/Slave Max 66 pin

I2C I2Sx3
SGPIO
HS-UART
HS-UART
Master/Slave Master// Salve
gm

ADC
ai

GDMA GTIMER
l.c

12 Channels x4
General Assistive Unit
om

Figure 1. Block Diagram of AmebaPro-II

AmebaPro-II Highly integrated, Ultra-low-power 4 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

Figure 2 shows the AmebaPro-II power management control unit architecture.

The PMU provides the following functions:
SWR 1.35V output from 3.3V for RF units
LDO 1.8V output from 3.3V for SD interface
Wakeup system detector to resume from low power state
R

3.1.1. AmebaPro-II Regulator Architecture

ea

LDO_SDIO_OUT
l

3.3V to 3.3V/1.8V
te

LDO_SDIO
k

SD_VDIO
SDMMC
C

VBAT (3.3V +/- 5%)

on

OTP

AVDD33 LX_SPS_33V_SRC
fid

3.3V to 1.35V
SWR
en

VD33_PA_G0
VD33_PA_G1 VD13_SYN
tia

VD33_PA_A RF
VD13_RF
lf

VD33_PAD_A
VCORE (0.9V+/- 5%)
or

VD33_SYN
VD09_SWR
s

VA33_XTAL
DDR_VD09_SWR
id

XTAL
Digital
VDDR (1.8V/1.35V+/- 5%)
VD09_LDO
dh

GRPX_VDIO
GPIO
DDR_VD33
ar

DDR2/DDR3L
th

Ameba ProII
ar

Figure 2. AmebaPro-II Regulator Architecture

ob
u@

Note: The Internal SWR does not support LDO Mode.

gm
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 5 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

3.1.2. Shutdown Mode

CHIP_EN de-asserts to shut down the whole chip, without external power cut components required.
CHIP_EN pull-high-triggers the system back to active mode.

3.3V
R

TIMER
ea

deassert
PMC
l te

CHIP_EN
k
C
on

IO
Detect
fid

IO Power
en

MCU
tia
lf
or

Figure 3. Power Diagram of Shutdown Mode

s id
dh
ar
th
ar
ob
u@
gm
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 6 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

3.1.3. Deep Sleep Mode

CHIP_EN remains high. Users can invoke Deep Sleep API to enter deep sleep mode.
Specified interrupts can wake up the system.
The wake flow is:
1. Wake up ISR is high
2. PMC
3. Enable CPU
4. Reboot flow
R
ea

3.3V
l te
k
C
on

TIMER
Keep High TO (wake up)
fid

PMC
CHIP_EN
en
tia

IO
lf

Command API Detect IO (To wake up)

or

for
configuration MCU
s

(Power-gated)
id
dh
ar

Figure 4. Diagram of Deep Sleep Mode

th
ar

Table 1. Deep Sleep Mode Wakeup Source

ob

Available Wakeup Source Related Pins

u@

AON Timer N/A

Wake pin GPIOA0~GPIOA3
gm

RTC N/A
Comparator GPIOA0~GPIOA3
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 7 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

3.1.4. Standby Mode

CHIP_EN remains high. Users can invoke Standby API to enter standby mode.
Specified interrupts can wake up the system.
The wake flow is:
1. Wake up ISR is high
2. PMC
3. Enable CPU
4. Reboot flow
R
ea

3.3V
l te
k
C
on

Peripherals
fid

Keep High Wake up ISR

PMC
en

CHIP_EN
tia
lf

IO
or

Detect IO (To wake up)

s

Command
id

MCU
(Power-gated)
dh
ar
th

Figure 5. Power Diagram of Standby Mode

ar
ob

Table 2. Standby Mode Wakeup Source

u@

Available Wakeup Source Related Pins

AON Timer N/A
gm

Wake pin GPIOA0~GPIOA3 and GPIOF0~GPIOF17

RTC N/A
ai

Comparator GPIOA0~GPIOA3
l.c

UART0 GPIOA2~GPIOA3
om

WLAN N/A
Timer Group0 N/A

AmebaPro-II Highly integrated, Ultra-low-power 8 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

3.1.5. Sleep Mode

CHIP_EN remains high. Users can invoke Sleep API to enter sleep mode.
Specified interrupts can wake up the system.
The wake flow is:
1. Wake up ISR is high
2. PMC
3. Enable CPU
4. Execution of instructions continues
R
ea

3.3V
l te
k
C
on

Peripherals
fid

Keep High Wake up ISR

PMC
en

CHIP_EN
tia
lf

IO
or

Detect IO (To wake up)

s

Command
id

MCU
(Clock-gated)
dh
ar
th

Figure 6. Power Diagram of Sleep Mode

ar
ob

Table 3. Sleep Mode Wakeup Source

u@

Available Wakeup Source Related Pins

AON Timer N/A
gm

Wake pin GPIOA0~GPIOA3 and GPIOF0~GPIOF17

RTC N/A
ai

Comparator GPIOA0~GPIOA3
l.c

UART0 GPIOA2~GPIOA3
om

WLAN N/A
Timer Group0 N/A

AmebaPro-II Highly integrated, Ultra-low-power 9 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

3.1.6. Snooze Mode

CHIP_EN remains high. Specified interrupts can wake up the system.
The wake flow is:
1. WLAN power on request
2. Receive particular beacon
3. Wake up ISR is high
4. PMC
5. Enable CPU
R

6. Execution of instructions continues or Reboot occurs

ea
l

3.3V
te
k
C
on

WLAN
fid

Keep High Wake up ISR

en

PMC
CHIP_EN
tia
lf

Receive BCN
or
s id

Command MCU
dh

(Clock-gated or Power-gated)
ar
th
ar

Figure 7. Power Diagram of Snooze Mode

ob
u@
gm
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 10 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

4. Pin Assignments

54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37
114 113 112 111 110 109 108 107 106 105 104 103 102 101
REGU_AVDD33 55 36 NC
REGU_LX_SPS_33V_SRC 56 35 RFAFE_VD33PA_G
R

REGU_GNDSPS_SRC 115 34 RFAFE_VD33PA_G

ea

REGU_VA135_FB 57 100 RFAFE_RFIO_G

REGU_LDO_WLO N_OUTPUT 116 33 GND
l

REGU_LDO_SDIO_OUTPUT 58 99 RFAFE_RFIN_G/GND
te

GPIOA_0 117 32 RFAFE_RFIN_A/GND

k

GPIOA_1 59 98 GND
GPIOA_2 118 31 RFAFE_RFIO_A
C

GPIOA_3 60 97 RFAFE_VD33PA_A
on

GPIOA_4 119 30 RFAFE_VD33PAD_A

GRPA_VDIO 61 96 GPIOE_6
fid

GPIOA_5 120 29 GPIOE_5

CHIP_EN 62 95 GPIOE_4
en

AUDI O_AGND1 121 28 GPIOE_3

AUDI O_AOUT_LP 63 94 GPIOE_2
AUDI O_AVDD33_1 GRPE_VDIO
tia

122 27
AUDI O_AVDD33_0 64 93 GPIOE_1
AUDI O_VREF 123 26 GRPE_VD09_LDO
lf

AUDI O_MICBIAS 65 92 GPIOE_0

RTL8735BXX
or

AUDI O_MIC1_P 124 25 GRPE_VD09_SWR

EPHY_LVLDO 66 91 GPIOD_18
s

EPHY_HV 125 24 GPIOD_17

LLLLLLLL
id

EPHY_TXOP 67 90 GPIOD_16
EPHY_TXON 126 23 GPIOD_15
dh

EPHY_RXIP 68 89 GPIOD_14

GXXXVV
EPHY_RXIN 127 22 GRPD_VD09_SWR
ar

USB_RREF 69 88 GPIOD_13
GRPB_VD09_SWR 128 21 GPIOD_12
th

GPIOB_0 70 87 GRPD_VDIO
ar

GPIOB_1 71 20 GPIOD_10
GRPB_VDIO 72 19 GPI OD_11
73 74 75 76 77 78 79 80 81 82 83 84 85 86
ob

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
u@
gm
ai

Figure 8. Pin Assignments

l.c
om

XX in the model number in Figure 8 indicates the IC model (BM or DM). The version (A3, L3, A4, L4) is
indicated in the VV location in GXXXVV. Green package is indicated by the ‘G’ in GXXXVV. For a full
list of packages see section 9 Ordering Information, page 33.

AmebaPro-II Highly integrated, Ultra-low-power 11 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

5. Pin Descriptions
The signal type codes below are used in the following tables:

I: Input O: Output

PI: Power Input PO: Power Output

G: Ground
R
ea
l te
k

Table 4. Power On Trap Pins

C

Symbol Type Pin No. Description

on

Shared with GPIOA_5.

DOWNLOAD_EN I 120 1: Flash download mode
fid

0: Normal operation mode

en

Shared with GPIOA_4.

RESERVED I 119
MUST keep low during power-on sequence.
tia
lf
or
s

Table 5. ADC Pins

id

Symbol Type Pin No. Description

dh

Shared with GPIOF_0.

ADC0 I 43
ar

AD converter input channel 0.

th

Shared with GPIOF_1.

ADC1 I 106
AD converter input channel 1.
ar

Shared with GPIOF_2.

ob

ADC2 I 44
AD converter input channel 2.
u@

Shared with GPIOF_3.

ADC3 I 107
AD converter input channel 3.
Shared with GPIOA_0.
gm

ADC4 I 117
AD converter input channel 4.
Shared with GPIOA_1.
ai

ADC5 I 59
AD converter input channel 5.
l.c

Shared with GPIOA_2.

ADC6 I 118
om

AD converter input channel 6.

Shared with GPIOA_3.
ADC7 I 60
AD converter input channel 7.

AmebaPro-II Highly integrated, Ultra-low-power 12 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

Table 6. RF Pins
Symbol Type Pin No. Description
RFAFE_RFIO_A IO 31 WL RF 5G signal.
RFAFE_RFIN_A I 32 WL RF 5G signal.
RFAFE_RFIO_G IO 100 WL RF 2.4G signal.
RFAFE_RFIN_G I 99 WL RF 2.4G signal.
R
ea
l te

Table 7. Power Pins

k

Symbol Type Pin No. Description

C

DDR_VD09_SWR PI 1 0.9V power for DDR.

on

2 3
DDR_VD15/18 PI 1.8V/1.35V power for DDR.
73 74
fid

DDR_VD33 PI 4 3.3V power for DDR.

en

GRPC_VDIO PI 6 3.3V power for GPIOC.

GRPC/S_VD09_SWR PI 8 0.9V power for GPIOC/S.
tia

GRPS_VDIO PI 10 3.3V/1.8V power (from PIN58) for GPIOS.

lf

GRPD_VDIO PI 87 3.3V power for GPIOD.

or

GRPD_VD09_SWR PI 22 0.9V power for GPIOD.

GRPE_VD09_SWR PI 25 0.9V power for GPIOE.
s

GRPE_VD09_LDO PI 26 0.9V power for PON and WLON power.

id

GRPE_VDIO PI 27 3.3V power for GPIOE.

dh

RFAFE_VD33PAD_A
ar

RFAFE_VD33PA_A 30 97
RFAFE_VD33PA_G
th

34 35
RFAFE_VD33_SYN PI 3.3V power source for analog blocks.
ar

101 103
RFAFE_VA33_XTAL
105 122
ob

AUX_VA33
AUDIO_AVDD33_1
u@

RFAFE_VD13_RF
RFAFE_VD13_SYN 38 39
PI 1.35V power source for analog blocks.
gm

RFAFE_VA13_AFE 41 42
AUX_AVDD13
ai

AUX_AVDD PI 104 0.9V power source for analog blocks.

l.c

GRPF_VDIO PI 45 51 3.3V power for GPIOF.

GRPF_VD09_SWR PI 48 0.9V power for GPIOF.
om

REGU_AVDD33 PI 55 3.3V power source for switching regulator blocks.

REGU_LX_SPS_33V_SRC PO 56 Switching regulator output, 1.35V±5%.
REGU_VA135_FB PI 57 Switching regulator feedback.
REGU_LDO_WLON_OUTPUT PO 116 Linear regulator output, 0.9V±5%.
REGU_LDO_SDIO_OUTPUT PO 58 Linear regulator output, 3.3V±5% or 1.8V±5%.

AmebaPro-II Highly integrated, Ultra-low-power 13 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
Symbol Type Pin No. Description
GRPA_VDIO PI 61 3.3V power for GPIOA.
EPHY_LVLDO PI 66 0.9V power for Ethernet PHY.
EPHY_HV PI 125 3.3V power for Ethernet PHY.
GRPB_VD09_SWR PI 128 0.9V power for GPIOB.
GRPB_VDIO PI 72 3.3V power for GPIOB.
R
ea

Table 8. Clock and Other Pins

Symbol Type Pin No. Description
l te

RFAFE_XI I 102 Input of 40MHz Crystal Clock Reference.

k

RFAFE_XO O 40 Output of 40MHz Crystal Clock Reference.

C

Shared with GPIOA_1.

XTAL_XI_32 I 59
on

Input of 32KHz Crystal Clock Reference.

Shared with GPIOA_0.
fid

XTAL_XO_32 O 117
Output of 32KHz Crystal Clock Reference.
en
tia
lf
or

Table 9. Chip Enable Pin

Symbol Type Pin No. Description
s id

Whole chip enable control. When asserted, chip function is enabled;

CHIP_EN I 62
when de-asserted, whole chip is shutdown.
dh
ar
th
ar

Table 10. Chip Enable Pin

ob

Symbol Type Pin No. Description

u@

SPI_CLK IO 75 NOR/NAND Flash CLK signal. Multiplexed with GPIOC_0.

SPI_DATA0 IO 76 NOR/NAND Flash DAT0 signal. Multiplexed with GPIOC_2.
gm

SPI_CS IO 78 NOR/NAND Flash CS signal. Multiplexed with GPIOC_5.

SPI_DAT1 IO 7 NOR/NAND Flash DAT1 signal. Multiplexed with GPIOC_4.
ai

SPI_DAT2 IO 77 NOR/NAND Flash DAT2 signal. Multiplexed with GPIOC_3.

l.c

SPI_DAT3 IO 5 NOR/NAND Flash DAT3 signal. Multiplexed with GPIOC_1.

om

AmebaPro-II Highly integrated, Ultra-low-power 14 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

Table 11. USB Transceiver Interface

Symbol Type Pin No. Description
Shared with GPIOB_0.
HSDP IO 70
High-Speed USB D+ signal.
Shared with GPIOB_1.
HSDM IO 71
High-Speed USB D- signal.
RREF P 69 Precision Resistor 12K ohm for Bandgap for USB interface.
R
ea
l te

Table 12. Audio Interface

k

Symbol Type Pin No. Description

C

AUDIO_AGND1 G 121 Ground signal for Audio block.

on

AUDIO_AOUT_LP O 63 Speaker output positive signal.

fid

AUDIO_AVDD33_1 PI 122 The input power source 3.3V for Audio block.
en

AUDIO_AVDD33_0 PO 64 The output power source 2.8V for Audio block.

AUDIO_VREF PO 123 Capacitor for Codec bandgap reference.
tia

AUDIO_MICBIAS PO 65 Microphone bias output.

lf

AUDIO_MIC1_P I 124 MIC input positive signal.

or
s id
dh

Table 13. MIPI Interface

ar

Symbol Type Pin No. Description

th

MIPI_CKI_P I 85 MIPI sensor differential clock positive input.

ar

MIPI_CKI_N I 15 MIPI sensor differential clock negative input.

MIPI_DATA0_P I 83 MIPI sensor lane0 differential data positive input.
ob

MIPI_DATA0_N I 13 MIPI sensor lane0 differential data negative input.

u@

MIPI_DATA1_P I 84 MIPI sensor lane1 differential data positive input.

MIPI_DATA1_N I 14 MIPI sensor lane1 differential data negative input.
gm

MIPI_DATA2_P I 86 MIPI sensor lane2 differential data positive input.

MIPI_DATA2_N I 16 MIPI sensor lane2 differential data negative input.
ai

MIPI_DATA3_P I 17 MIPI sensor lane3 differential data positive input.

l.c

MIPI_DATA3_N I 18 MIPI sensor lane3 differential data negative input.

om

AmebaPro-II Highly integrated, Ultra-low-power 15 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

Table 14. SD Card Interface

Symbol Type Pin No. Description
SD_D0 IO 80 SD Data 0. Multiplexed with GPIOS_2.
SD_D1 IO 9 SD Data 1. Multiplexed with GPIOS_1.
SD_D2 IO 12 SD Data 2. Multiplexed with GPIOS_6.
SD_D3 IO 82 SD Data 3. Multiplexed with GPIOS_5.
SD_CMD IO 81 SD Command. Multiplexed with GPIOS_3.
SD_CLK O 79 SD Bus clock. Multiplexed with GPIOS_0.
R

SD_CD I 11 SD Card Detection. Multiplexed with GPIOS_4.

ea
l te
k
C
on

AmebaPro-II supports a maximum of 59 GPIO pins and all of them are configurable. Refer to Table 15 for
detailed information and pin mux rules.
fid

Table 15. GPIO Pins

en

Symbol Type Pin No. Description

tia

GPIOA_0 IO 117
GPIOA_1 IO 59
lf

GPIOA_2 IO 118
or

GPIOA_3 IO 60
s

GPIOA_4 IO 119
id

GPIOA_5 IO 120
dh

GPIOB_0 IO 70
GPIOB_1 IO 71
ar

GPIOD_0 IO 83
th

GPIOD_1 IO 13
ar

GPIOD_2 IO 84
ob

GPIOD_3 IO 14
GPIO pin. The MUX function can be referred to in section 5.12.1
GPIOD_4 IO 85
u@

GPIO Pin Functions, page 18.

GPIOD_5 IO 15
GPIOD_6 IO 86
gm

GPIOD_7 IO 16
GPIOD_8 IO 17
ai

GPIOD_9 IO 18
l.c

GPIOD_10 IO 20
om

GPIOD_11 IO 19
GPIOD_12 IO 21
GPIOD_13 IO 88
GPIOD_14 IO 89
GPIOD_15 IO 23
GPIOD_16 IO 90
AmebaPro-II Highly integrated, Ultra-low-power 16 preliminary
IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
Symbol Type Pin No. Description
GPIOD_17 IO 24
GPIOD_18 IO 91
GPIOE_0 IO 92
GPIOE_1 IO 93
GPIOE_2 IO 94
GPIOE_3 IO 28
GPIOE_4 IO 95
GPIOE_5 IO 29
R

GPIOE_6 IO 96
ea

GPIOF_0 IO 43
GPIOF_1 IO 106
l te

GPIOF_2 IO 44
k

GPIOF_3 IO 107
C

GPIOF_4 IO 108
on

GPIOF_5 IO 46
GPIOF_6 IO 109
fid

GPIOF_7 IO 47
en

GPIOF_8 IO 110
GPIOF_9 IO 111
tia

GPIOF_10 IO 49
lf

GPIOF_11 IO 112
or

GPIOF_12 IO 50
GPIOF_13 IO 113
s id

GPIOF_14 IO 114
dh

GPIOF_15 IO 52
GPIOF_16 IO 53
ar

GPIOF_17 IO 54
th

GPIOS_0 IO 79
ar

GPIOS_1 IO 9
ob

GPIOS_2 IO 80
GPIOS_3 IO 81
u@

GPIOS_4 IO 11
GPIOS_5 IO 82
gm

GPIOS_6 IO 12
Note: Default states of all pins are High-impedance; Unused pins should be kept floating.
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 17 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

5.12.1. GPIO Pin Functions

Table 16. GPIO Pin Function Table-1
Pin Name Comparator/ADC Flash ISP-I2C ISP Control MIPI I2C
GPIOA_0 Comparator/ADC4 - - - - I2C0_SCL
GPIOA_1 Comparator/ADC5 - - - - I2C0_SDA
GPIOA_2 Comparator/ADC6 - - - - -
GPIOA_3 Comparator/ADC7 - - - - -
GPIOA_4 - - - - - -
GPIOA_5 - - - - - -
R

GPIOB_0 - - - - - I2C0_SCL
ea

GPIOB_1 - - - - - I2C0_SDA
l te

GPIOC_0 - SPI_CLK - - - -
GPIOC_1 - SPI_DAT3 - - - -
k

GPIOC_2 - SPI_DAT0 - - - -
C

GPIOC_3 - SPI_DAT2 - - - -
on

GPIOC_4 - SPI_DAT1 - - - -
fid

GPIOC_5 - SPI_CS - - - -
GPIOD_0 - - - - MIPI_DATA0_P -
en

GPIOD_1 - - - - MIPI_DATA0_N -
tia

GPIOD_2 - - - - MIPI_DATA1_P -
lf

GPIOD_3 - - - - MIPI_DATA1_N -
or

GPIOD_4 - - - - MIPI_CKI_P -
GPIOD_5 - - - - MIPI_CKI_N -
s

GPIOD_6 - - - - MIPI_DATA2_P -
id

GPIOD_7 - - - - MIPI_DATA2_N -
dh

GPIOD_8 - - - - MIPI_DATA3_P -
ar

GPIOD_9 - - - - MIPI_DATA3_N -
th

GPIOD_10 - - I2C3_SDA - - -
GPIOD_11 - - - SSOR_PDN - -
ar

GPIOD_12 - - I2C3_SCL - - -
ob

GPIOD_13 - - - SSOR_SYSCLK - -
u@

GPIOD_14 - - - - - -
GPIOD_15 - - - - - -
gm

GPIOD_16 - - - - - -
GPIOD_17 - - - - - -
ai

GPIOD_18 - - - - - -
l.c

GPIOE_0 - - - SSOR_RST - -
GPIOE_1 - - - - - -
om

GPIOE_2 - - - - - -
GPIOE_3 - - - - - I2C2_SCL
GPIOE_4 - - - - - I2C2_SDA
GPIOE_5 - - - - - I2C2_SCL
GPIOE_6 - - - - - I2C2_SDA

AmebaPro-II Highly integrated, Ultra-low-power 18 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
Pin Name Comparator/ADC Flash ISP-I2C ISP Control MIPI I2C
GPIOF_0 ADC0 - - - - -
GPIOF_1 ADC1 - - - - I2C1_SCL
GPIOF_2 ADC2 - - - - I2C1_SDA
GPIOF_3 ADC3 - - - - -
GPIOF_4 - - - - - -
GPIOF_5 - - - - - -
GPIOF_6 - - - - - -
GPIOF_7 - - - - - -
R

GPIOF_8 - - - - - -
ea

GPIOF_9 - - - - - -
GPIOF_10 - - - - - -
l te

GPIOF_11 - - - - - -
k

GPIOF_12 - - - - - -
C

GPIOF_13 - - - - - -
on

GPIOF_14 - - - - - -
GPIOF_15 - - - - - -
fid

GPIOF_16 - - - - - -
en

GPIOF_17 - - - - - -
GPIOS_0 - - - - - -
tia

GPIOS_1 - - - - - -
lf

GPIOS_2 - - - - - -
or

GPIOS_3 - - - - - -
GPIOS_4 - - - - - -
s
id

GPIOS_5 - - - - - -
dh

GPIOS_6 - - - - - -
ar
th
ar
ob
u@
gm
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 19 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
Table 17. GPIO Pin Function Table-2
Pin Name DMIC SGPIO PWM LED SD Card RFE_CTRL
GPIOA_0 - - - - - -
GPIOA_1 - - - - - -
GPIOA_2 - - - - - -
GPIOA_3 - - - - - -
GPIOA_4 - - - - - -
GPIOA_5 - - - - - -
GPIOB_0 - - - - - -
R

GPIOB_1 - - - - - -
ea

GPIOC_0 - - - - - -
GPIOC_1 - - - - - -
l te

GPIOC_2 - - - - - -
k

GPIOC_3 - - - - - -
C

GPIOC_4 - - - - - -
on

GPIOC_5 - - - - - -
GPIOD_0 - - - - - -
fid

GPIOD_1 - - - - - -
en

GPIOD_2 - - - - - -
GPIOD_3 - - - - - -
tia

GPIOD_4 - - - - - -
lf

GPIOD_5 - - - - - -
or

GPIOD_6 - - - - - -
GPIOD_7 - - - - - -
s
id

GPIOD_8 - - - - - -
GPIOD_9 - - - - - -
dh

GPIOD_10 - - - - - -
ar

GPIOD_11 - - - - - -
th

GPIOD_12 - - - - - -
ar

GPIOD_13 - - - - - -
GPIOD_14 DMIC_CLK - - WIFI_LED - -
ob

GPIOD_15 - - - - - -
u@

GPIOD_16 DMIC_CLK - - - - -
GPIOD_17 - - - - - RFE_CTRL_4
gm

GPIOD_18 DMIC_DATA - - - - RFE_CTRL_5

GPIOE_0 - - - WIFI_LED - RFE_CTRL_3
ai

GPIOE_1 - - - - - -
l.c

GPIOE_2 - - - - - -
om

GPIOE_3 - - - - - RFE_CTRL_4
GPIOE_4 - - - - - RFE_CTRL_5
GPIOE_5 - - - - - -
GPIOE_6 - - - - - -
GPIOF_0 - - - - - -
GPIOF_1 - - - - - RFE_CTRL_0

AmebaPro-II Highly integrated, Ultra-low-power 20 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
Pin Name DMIC SGPIO PWM LED SD Card RFE_CTRL
GPIOF_2 - - - - - RFE_CTRL_1
GPIOF_3 - - - - - RFE_CTRL_2
GPIOF_4 - - - - - -
GPIOF_5 - - - - - -
GPIOF_6 - - PWM0 - - -
GPIOF_7 - - PWM1 - - -
GPIOF_8 - - PWM2 - - -
GPIOF_9 - SGPIO_RX PWM3 - - -
R

GPIOF_10 - - PWM4 - - -
ea

GPIOF_11 - - PWM5 - - -
GPIOF_12 - - PWM6 - - -
l te

GPIOF_13 - - PWM7 - - -
k

GPIOF_14 - SGPIO_RX PWM8 - - -

C

GPIOF_15 - SGPIO_TX PWM9 - - -

on

GPIOF_16 - - PWM10 - - -
GPIOF_17 - - PWM11 - - -
fid

GPIOS_0 - - - - SD_CLK -
en

GPIOS_1 - - PWM8 - SD_D1 -

GPIOS_2 - - - - SD_D0 -
tia

GPIOS_3 - - - - SD_CMD -
lf

GPIOS_4 - - PWM9 - SD_CD -

or

GPIOS_5 - - PWM10 - SD_D3 -

GPIOS_6 - - PWM11 - SD_D2 -
s id
dh

Table 18. GPIO Pin Function Table-3

Pin Name I2S SPI Master SPI Slave UART BT Coexist
ar

GPIOA_0 - - - - -
th

GPIOA_1 - - - - -
ar

GPIOA_2 - - - UART0_OUT -
ob

GPIOA_3 - - - UART0_IN -
GPIOA_4 - - - - -
u@

GPIOA_5 - - - - -
GPIOB_0 - - - - -
gm

GPIOB_1 - - - - -
GPIOC_0 - - - - -
ai

GPIOC_1 - - - - -
l.c

GPIOC_2 - - - - -
om

GPIOC_3 - - - - -
GPIOC_4 - - - - -
GPIOC_5 - - - - -
GPIOD_0 - - - - -
GPIOD_1 - - - - -
GPIOD_2 - - - - -
AmebaPro-II Highly integrated, Ultra-low-power 21 preliminary
IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
Pin Name I2S SPI Master SPI Slave UART BT Coexist
GPIOD_3 - - - - -
GPIOD_4 - - - - -
GPIOD_5 - - - - -
GPIOD_6 - - - - -
GPIOD_7 - - - - -
GPIOD_8 - - - - -
GPIOD_9 - - - - -
GPIOD_10 - - - - -
R

GPIOD_11 - - - - -
ea

GPIOD_12 - - - - -
GPIOD_13 - - - - -
l te

GPIOD_14 I2S1_CLK - - - BT_PRI

k

GPIOD_15 I2S1_SD_TX0 - - UART2_OUT BT_STA

C

GPIOD_16 I2S1_MCK - - UART2_IN BT_CK

on

GPIOD_17 I2S1_WS - - UART2_CTS WL_ACT

GPIOD_18 I2S1_SD_RX - - UART2_RTS BTCMD_IRQ
fid

GPIOE_0 - - - UART2_OUT -
en

GPIOE_1 - SPI_0_SCL SPI_2_SCL UART3_OUT -

GPIOE_2 - SPI_0_MISO SPI_2_MISO UART3_IN -
tia

GPIOE_3 - SPI_0_MOSI SPI_2_MOSI UART3_RTS -

lf

GPIOE_4 - SPI_0_CS0 SPI_2_CS UART3_CTS -

or

GPIOE_5 - SPI_0_CS1 - - -
GPIOE_6 - SPI_0_CS2 - - -
s id

GPIOF_0 - - - - -
dh

GPIOF_1 - - - UART1_CTS -
GPIOF_2 - - - UART1_RTS -
ar

GPIOF_3 - - - UART1_IN -
th

GPIOF_4 - - - UART1_OUT -
ar

GPIOF_5 - SPI_1_MISO SPI_3_MISO - -

ob

GPIOF_6 - SPI_1_SCL SPI_3_SCL - -

GPIOF_7 - SPI_1_MOSI SPI_3_MOSI - -
u@

GPIOF_8 - SPI_1_CS0 SPI_3_CS - -

GPIOF_9 - SPI_1_CS1 - - -
gm

GPIOF_10 - SPI_1_CS2 - - -
GPIOF_11 I2S0_MCK - - - -
ai

GPIOF_12 I2S0_SD_RX - - UART1_IN -

l.c

GPIOF_13 I2S0_CLK - - UART1_OUT -

om

GPIOF_14 I2S0_SD_TX0 - - - -
GPIOF_15 I2S0_WS - - - -
GPIOF_16 - SPI_1_CS3 - - -
GPIOF_17 - - - - -
GPIOS_0 - - - - -
GPIOS_1 - - - - -
AmebaPro-II Highly integrated, Ultra-low-power 22 preliminary
IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
Pin Name I2S SPI Master SPI Slave UART BT Coexist
GPIOS_2 - - - - -
GPIOS_3 - - - - -
GPIOS_4 - - - - -
GPIOS_5 - - - - -
GPIOS_6 - - - - -
R
ea
l te
k
C
on
fid
en
tia
lf
or
s id
dh
ar
th
ar
ob
u@
gm
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 23 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

6. RF Characteristics
AmebaPro-II includes integrated WLAN RF transceiver architecture and operates in 2.4GHz/5GHz WLAN
and Bluetooth systems.

This section describes the AmebaPro-II RF block diagram. AmebaPro-II includes a Wi-Fi/BT subsystem
that integrates a Wi-Fi/BT modem sharing a front-end RF (ADC, TRSW, LPF, PA, LNA, etc.), and this
R

chip is compatible with IEEE 802.11a/b/g/n protocol.

ea
lte
k
C
on

IQ
fid
en

WIFI
PA DAC
MODEM
tia

RFIO_5G SWITCH
lf

IQ
LNA
or

BLE
SWITCH ADC
s

MODEM
id
dh

RFIN_5G LNA
ar
th

IQ
RFIN_2G LNA
ar
ob

SWITCH
u@

LNA

IQ
gm

RFIO_2G SWITCH
ai

PA
l.c
om

Figure 9. RF Block Diagram

AmebaPro-II Highly integrated, Ultra-low-power 24 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

Please refer to WLAN RF DVT report.

Values in Table 19 and Table 20 are typical values, and the reference point is the antenna port including
front-end loss. These values may change slightly depending on different RF front-end designs or PCB
designs. Both the transmitter specifications and the receiver specifications follow Bluetooth SIG
specifications.
R

6.3.1. BT RF Transmitter Specifications

ea
l

Table 19. Bluetooth Transmitter Performance Table-BLE

te

Parameter Description Min Typ. Max Units

k

Frequency Range - 2402 - 2480 MHz

C

Tx Output Power - 6 8 10 dBm

on

F = F0 ± 1MHz - -50 - dB
fid

F = F0 ± 2MHz - -50 - dB
Adjacent Channel Transmit Power
F = F0 ± 3MHz - -50 - dB
en

F = F0 ± > 3MHz - -50 - dB

tia

f1avg - - 250 - kHz

f2max - - 220 - kHz
lf

- - 0.9 - -
or

ICFT - - 0 - KHz
s

Drift Rate - - 10 - kHz/50µs

id

Initial Drift Rate - - 0 - kHz

dh

Note: The above Tx performance values are based on 25 degree, 3.3V, 50ohm @LAB environment & Realtek EVB.
ar
th

6.3.2. BT RF Receiver Specifications

ar

Table 20. Bluetooth Receiver Performance Table-BLE

ob

Parameter Description Min Typ. Max Units

Frequency Range - 2402 - 2480 MHz
u@

Rx Sensitivity @30.8% PER Without spur channel - -90 - dBm

Maximum Received Signal @30.8% PER - -10 - - dBm
gm

- - 5 - dB
F = F0 + 1MHz - -7 - dB
ai

F = F0 - 1MHz - -7 - dB
l.c

Co-Channel C/I
Adjacent Channel Selectivity C/I F = F0 + 2MHz - -40 - dB
om

F = F0 - 2MHz - -25 - dB
F = F0 + 3MHz - -50 - dB
F = F0 - 3MHz - -25 - dB
30MHz ~ 2000MHz -30 - - dBm
Out-of-Band Blocking Performance
2000MHz ~ 2400MHz -35 - - dBm
2500MHz ~ 3000MHz -35 - - dBm
AmebaPro-II Highly integrated, Ultra-low-power 25 preliminary
IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
Parameter Description Min Typ. Max Units
3000MHz ~ 12.5 GHz -30 - - dBm
Intermodulation -36 dBm
Note: The above Rx performance values are based on 25 degree, 3.3V, 50ohm @LAB environment & Realtek EVB.

7. Electrical Characteristics

Table 21. Temperature Limit Ratings

R

Parameter Min Max Units

ea

Storage Temperature -55 +150 C

Ambient Operating Temperature -20 +85 C
l te

Junction Temperature -40 +125 C

k
C
on
fid

Table 22. Thermal Properties

en

PCB (layer) Tambient( C) JA( C/W) JT ( C/W) JB( C/W) JC(C/W) JB( C/W)
4 (JEDEC 2s2P) 70 23.38 0.68 9.59 10.13 9.63
tia
lf
or
s

Table 23. Power Supply DC Characteristics

id

Parameter Symbol Min Typ. Max Units

dh

DC Supply Voltage for 3.3V Power Rail - 3.135 3.3 3.465 V

ar

DC Supply Voltage for 0.9V Power Rail - 0.855 0.9 0.945 V

DC Supply Voltage for GPIO/Embedded Flash - 3.135 3.3 3.465 V
th

DC Supply Voltage for DDR2 - 1.71 1.8 1.89 V

ar

DC Supply Voltage for DDR3L - 1.2825 1.35 1.4175 V

ob
u@
gm

Table 24. Typical Digital IO DC Parameters

Symbol Parameter Conditions Min Typ. Max Units
ai

VIH Input-High Voltage LVTTL 2.0 - - V

l.c

VIL Input-Low Voltage LVTTL - - 0.8 V

om

VOH Output-High Voltage LVTTL 2.4 - - V

VOL Output-Low Voltage LVTTL - - 0.4 V
VT+ Schmitt-trigger High Level - - - 2.1 V
VT- Schmitt-trigger Low Level - 0.7 - - V
IIL Input-Leakage Current VIN=3.3V or 0 -10 1 10 A
- Driving for Normal Pins - 4 - 16 mA
AmebaPro-II Highly integrated, Ultra-low-power 26 preliminary
IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
Symbol Parameter Conditions Min Typ. Max Units
- Loading for Normal Pins - - 15 - pF
- Pull Resistance for Normal Pins 3.3V - 75 - K
Note: The pull resistance values are typical values checked in the manufacturing process and are not tested.

7.5.1. Power On or Resuming from Deep Sleep Sequence

The timing sequence of Power On or Resuming from Deep Sleep is given in Figure 10.
R
ea

TPRD Y
l te

VD33x 3.3V
k
C

VDD_IO 3.3V
on

CHIP_EN 3.3V
fid

TCLK
en

RCO
tia

Tcore
lf

0.9V
or

VDD DDR
s

1.8V/1.35V
id

Tboot
dh

CPU boot time

ar

Figure 10. Power On Sequence or Resume from Deep Sleep

th
ar

Table 25. Timing Specification for Power On Sequence

ob

Symbol Parameter Min Typ. Max Units

u@

TPRDY VD33x Ready Time 0.6 - 5 ms

TCLK Internal ring clock stable time after VD33 ready 1 - - ms
gm

Tcore Core Power Ready Time - 1.5 - ms

Tboot CPU Boot Time 200 - - ms
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 27 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

7.5.2. Resume from Standby Mode Sequence

VD33X

VDD_IO 3.3V

CHIP_EN

core power
R
ea

Wake event
l te

RCO
k
C

VDD DDR 1.8V/1.35V

on

Tboot
CPU boot time
fid
en

Figure 11. Timing Sequence Resume from Standby

tia

Table 26. Timing Specification for Resume from Standby Mode Sequence
lf

Symbol Parameter Min Typ. Max Units

or

Tboot CPU Boot Time 200 - - ms

s id
dh

7.5.3. Reset Sequence

ar
th

VD33x
ar

VDD_IO
ob

VRST
u@

CHIP_EN
VRDY

TRST TCLK
gm

RCO

Tcore
ai

core power
l.c
om

1.8V/1.35V

Tboot
CPU Available

Figure 12. Timing Sequence of Reset

AmebaPro-II Highly integrated, Ultra-low-power 28 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
Table 27. Timing Specification for Reset Sequence
Symbol Parameter Min Typ. Max Units
VRST Shutdown occurs after CHIP_EN lower than this voltage - 0.8 - V
TRST The require time that CHIP_EN lower than V RST 1 - - ms
VRDY Enable PMC after CHIP_EN higher than this voltage 2 - - V
TCLK Internal ring clock stable time after 3.3V ready 1 - - ms
Tcore Core Power Ready Time - 1.5 - ms
Tboot CPU Boot Time 200 - - ms
R

7.5.4. Power Off Sequence

ea
l te

TPD
k

VD33x VPD
C
on

VDD_IO VPD
fid

VRST
CHIP_EN
en
tia

RCO
Core Power
lf

core power Turn Off

or
s

1.8V/1.35V
id
dh

CPU Available
ar

Figure 13. Timing Sequence of Power Off

th
ar
ob

Table 28. Timing Specification for Power Off Sequence

Symbol Parameter Min Typ. Max Units
u@

VRST Shutdown occurs after CHIP_EN is lower than this voltage - 0.8 - V
VPD The required voltage of CHIP_EN/VDD33x/ VDD_IO for power down state 0 0 0.08 V
gm

TPD The required time that CHIP_EN/VDD33x/ VDD_IO is lower than V PD 1 - - ms

ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 29 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

8. Mechanical Dimensions
R
ea
l te
k
C
on
fid
en
tia
lf
or
s
id
dh
ar
th
ar
ob
u@
gm
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 30 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet
R
ea
l te
k
C
on
fid
en
tia
lf
or
sid
dh
ar
th
ar
ob
u@
gm

Figure 14. Package Information

ai
l.c

Note: For detailed pin assignments, please refer to section 4 Pin Assignments.
om

AmebaPro-II Highly integrated, Ultra-low-power 31 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

Table 29. Mechanical Dimensions Notes

Dimension in mm
Symbol
Min Nom. Max
A - - 1.500
A1 0.000 - 0.050
A2 - 1.250 1.300
A3 0.152 REF.
b 0.180 0.220 0.300
R

D 10 BSC
ea

D2 6.330 6.430 6.530

l te

D3 4.250 4.350 4.450

k

E 10 BSC
C

E2 6.560 6.660 6.760

on

E3 4.250 4.350 4.450

L 0.200 0.300 0.400
fid

eT 0.500 BSC
en

eR 0.500 BSC
R 0.090 - -
tia

TOLERANCES OF FORM AND POSITION

lf

aaa 0.150
or

bbb 0.100
ccc 0.100
s

ddd 0.050
id

eee 0.080
dh

fff 0.100
ar
th

Notes:
1. CONTROLLING DIMENSION: MILLIMETER (mm).
ar

2. REFERENCE DOCUMENT: JEDEC MO-220.

ob
u@
gm
ai
l.c
om

AmebaPro-II Highly integrated, Ultra-low-power 32 preliminary

IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC
 AmebaPro-II
Datasheet

9. Ordering Information
Table 30. Ordering Information
Part Number Package
RTL8735BDM-VA3-CG QFN128
RTL8735BM-VA3-CG QFN128
RTL8735BDM-VL3-CG QFN128
RTL8735BM-VL3-CG QFN128
RTL8735BDM-VA4-CG QFN128
R

RTL8735BM-VA4-CG QFN128
ea

RTL8735BDM-VL4-CG QFN128
RTL8735BM-VL4-CG QFN128
l te
k
C
on
fid
en
tia
lf
or
s
id
dh
ar
th
ar
ob
u@
gm
ai
l.c
om

Realtek Semiconductor Corp.

Headquarters
No. 2, Innovation Road II, Hsinchu Science Park,
Hsinchu 300, Taiwan, R.O.C.
Tel: 886-3-5780211 Fax: 886-3-5776047
www.realtek.com
AmebaPro-II Highly integrated, Ultra-low-power 33 preliminary
IEEE 802.11a/b/g/n Compatible
1T1R WLAN + Bluetooth Camera SoC