Scribd
Upload
30 views2 pages

Assignment B.E 2024 LDC

Circuit Assignment

Uploaded by

muba9149
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
30 views2 pages

Assignment B.E 2024 LDC

Circuit Assignment

Uploaded by

muba9149
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Assignment

EELA-2010 (Logic and Digital Circuits), Submission Date: 22.08.24


Q. Question
No.

1 What will be the decimal equivalent of the numbers represented in binary two’s
complement as 11001, 1001 and 111001 ?
2 Determine the value of ‘x’
(211)x = (152)8
3 If (2.3)4 + (1.2)4 = (y)4 ; Evaluate the value of y ?

4 What is the binary equivalent of 22.5625 in signed magnitude representation?

5 Evaluate (200)16 – (11D)16

6 X= 01110 and Y = 11001 are two 5 bit binary numbers represented in two’s complement
format. Evaluate the sum of X and Y to be represented in two’s complement format
using 6 bits
7 What are the values respectively, of R1 and R2 in the expression (235)R1 = (565)10 =
(1065)R2
8 What is the radix of the number if the solution to the quadratic equation, x2 – 10x + 31
= 0 is x =5 and x =8 ?
9 Subtract (3A5)16 from (592)16

10 What is the addition of (-64)10 and (80)16 ?

11

In the Figure, the output Y is required to be AB+C’D’. Determine the Gates G1 and
G2 required.

Page 1
12

Consider the Multiplexer based logic circuit shown in Figure. What will be the
Boolean Function output F realized by the circuit.
13 With the help of input and output waveforms, explain the operation of sample
and hold circuit.
14 Write the equivalent POS of the given Boolean function
F (X, Y, Z) = ∑(1, 2, 5, 6, 7)

15 Shown is the K map of a Boolean function of five variables P,Q,R,S and X. Find the
minimum SOP, canonical SOP, minimum POS and canonical POS expression.

16 Implement the following logic function using CMOS logic.

Y = A(B+CD)

17 Implement the following function using 3x8 decoder and an external OR Gate.
F (A,B,C) = A’ + B’C
18 Implement XOR gate and XNOR gate using 1- NAND gates only 2- NOR gates only.
19 Implement 8x1 Multiplexer using 2x1 Multiplexers.
20 Implement the boolean expression F(A, B, C) = ∑ m(0, 2, 5, 6) using 4 : 1 MUX

Page 2

You might also like