0% found this document useful (0 votes)
24 views1 page

Mau Lana Abul Kalam Azad University of Technology, West Bengal

Uploaded by

arazeenat747
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
24 views1 page

Mau Lana Abul Kalam Azad University of Technology, West Bengal

Uploaded by

arazeenat747
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

-

-�.... .......... CS/B.TECH(N)/ODDISEM-3/3461/2022-202:3/I0 19

·.F!l.
MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL
Pnpor Codo : EC302 Olgllnl System Doalgn
U PIO : 003401
. Time. Allotied
. .'. 3 Hours Full Marks :70
The Figures In the margin Ind/Cale full marks.
Candidate are required to give their answers In their own words as far as pracllcable

Group•A (Very Short Answer Type auesllon)

1. • following :
Answer any ten of tho ( 1 x 10 - 10 J
'
< 1> The ex�ess-3 code ol 584 ls given by
� If the v�lues of Rand S a�e·o, 1 respectively, then ihe present state and next stales are
�'vhat is the minimum input voltage corresponding to the logic 1 stale?
• llVJ ln which logic devices both AND-plane and
OR-plane are progr�mmablo?
'WT A CarTY,_ look Ahead adder is lrequently used for the addition because It __
• •
(VI) • The Mo:ore circuit output depends on � • •• . • , •• ; "·
.
� A BCD:s�biractor require� ho� ri:iany pai�i1e'i'add�rs?.:' '. . _ ... :: ' ': .. •• ,• • :
� Shifting binary data lo rlg�t by one-bit positio� using s·hllt right (eglsi�;, results
_ •
�If the fan-out parameter of an IC Is l�dl�a-;ed as 12, ii means that
.-.:-
om
�Which model �f VHDL used port mappi�g? •
,<�
�hich number system has radl� 4? •• •
/.
(XU) Mentio . on e of the major drawbacks of usin g asynchronous counters.''· •• ' ·

.
· ;;. : •• • ,•
t.c
. ·G,oup-8 (Sho'rt Answ�r Typ� Q��stion)
::.
c. ;:,: ;.. ,° Answeranyth;eeoftheiollowing• . (5x 3.; 15]
_ · .. · ... ; .·:·,,. ,· ; . ' ·..· ·.· • ··., : ..... ,, ' . ./
, .: :·•• ·.:. -·�\•'• --� ::� �-�:>. ' ·.:
.
• ···�
.. • '. ' ,. ,, i . . ··

�hat is a lo�ic gate? Mention its types.


bu

[SJ
3. Whal do yo�:mean by signed and unsigned number representation? .How many ways a signed integer cari be [SJ
represented? • • • • ' •·' •
.
&,/o·raw the logic circuit of the S-R flip-flop using the D flip flop. I 51

yw

5. Classilicatio: n ol Digital IC Logic families . • • •. • • • Is I


3/ .
Design i�e 6-i.rcuit �i the Universal �hilt register. Men tion th� appUcations of th' e S �ift r��-ister.: .• : ,: •
. • ..· ·. . _
I 5)
' . . . _·. . . ·: .

,•

:· ,. Group•C (Long Answer Type Question)


m

�; . Answer any three of the.following ( 15 x 3 • 45)

7. � hat is ·ineant by K•Map or Karnaugh Map? Define Quad and Octet. [5)
-©(What are lhe advantages and disadvantages of the K-Map Method? Is I
(c) How we·can implement a 6-variable K-map using a 5-variable? • • I5 I
8. �hai°is � flip-flop? Mention the applications of Flip-Flop�. I5l
(b) What is a Sequential circuit? Menti on the applications of sequential circuits. Is I
(c) Compare Asynchronous counter and Synchronous counter I 5I
9. (a). Give dilf'erences between Latches and Flip-flops . I5I
..@'E}plain }he operation of the SR latch using NANO gates. I5I
@Explain )he operation of the SR latch using NOR gales. (5)
10. (a) Classific,ation of Semiconductor memories . Is I
/. are the different memory access methods?
rWhat I5l
J)
,,

VGive five differences between SAAM and DRAM 15 l


11. �hat do you mean by FPGA? Name some manufacturers of FPGA. I5l
JP(Explal n the architectural design in FPGA. I5I
�ention the applicat ons of FPGA.
i
I5I

1 /1

You might also like