AES Encryption and Decryption Standards
AES Encryption and Decryption Standards
Abstract: Over the last years there has been massive changes that lead to the growth of information in
technology, that brought significant changes in the part of cryptography and its applications like
confidentiality of data and many such. Privacy and secrecy is what everyone desires for their data or accounts.
Encryption is one such method to achieve it. Advanced Encryption Standard (AES), can be used to protect
the information. The primary preferred standpoint of AESis , it very well may be can be reproduced or
worked with unadulterated equipment. In this paper, Xilinx 9.2i is utilized for recreation and improvement
of VHDL code. Integrating and execution of the code is completed on Xilinx - Project Navigator ISE 9.2i
suite. Xilinx XC3S500 gadget of Spartan Family and is utilized for equipment usage. This undertaking
proposes a strategy to coordinate the AES encrypter and the AES descrypter.
Index Terms: component, formatting, style, styling, insert,VHDL, AES, DES.
1. Introduction
The Advanced Encryption Standard additionally called as AES is a calculation intended for the
improvements that are the then earnest needs to make information increasingly secure. Thus the U.S
Government held challenges in 1997 to the encryption and unscrambling norms improvement, in which
the AES is the victor. The past form called the Data Encryption Standard was observed to be frail in
doing this encryption business because of its little key size and mechanical headways in processor
control. The following advancement was distinguished in October 2000 which is a somewhat adjusted
variant of the Rijndael (this name depends on its two Belgian innovators Joan Daemen and Vincent
Rijmen) known as square figure AES underpins square sizes of 128-bits and key sizes of 128, 192, 256-
bits. Though unique Rijndael underpins key and square sizes of least 128 to 256-bits, it very well may
be any numerous of 32. To scramble messages longer than the square size, a method of activity is picked
which is extended at alternate pieces of this article.
1.1 Cryptography: ensures the confidentiality of the information by converting original data into cipher
text. A cryptographic system works by transforming plaintext into a cipher text, using key. However,
the applications of cryptography go far beyond simple confidentiality [1] .With the use of cryptography
one can assure the authenticity and integrity of the information as well as the users [2].
Content from this work may be used under the terms of the Creative Commons Attribution 3.0 licence. Any further distribution
of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.
Published under licence by IOP Publishing Ltd 1
International conference on computer vision and machine learning IOP Publishing
IOP Conf. Series: Journal of Physics: Conf. Series 1228 (2019) 012006 doi:10.1088/1742-6596/1228/1/012006
2. AES evaluation
The previous version of encryption i.e DES is now not considered that secured for many different
applications due to the reason of its key size being 56 bit which is too small, and hence can be broken
in less than 24 hrs. though this algorithm is proven to b practically secure by the method of triple DES,
still there are theoretical attacks. Hence there is the next version of DES i.e AES has evolved. The AES
is nothing but the block cipher, transforms 128-bit data blocks under 128, 192, 256 bit secret key using
both permutations and substitution like such mathematical operations. for further security, the National
Institute of Standards and Technology (NIST) has called for the further development of algorithms
regarding AES (Advanced Encryption Standard ), after many such rounds that it has selected Rijndael
as the next improvement that is used to encrypt the symmetric key and which is used in AES encryption
of larger data.
2
International conference on computer vision and machine learning IOP Publishing
IOP Conf. Series: Journal of Physics: Conf. Series 1228 (2019) 012006 doi:10.1088/1742-6596/1228/1/012006
what's more, speaking to the limited field increase and expansion (XOR) individually.
2.2 Algorithm
For the two its Cipher and Inverse Cipher, the AES calculation utilizes a round capacity that
is made out of four distinctive byte-situated changes:
• Byte substitution
• Shift columns
• Mixing the information inside every segment of the State exhibit • Add Round Key .
AES is anuses block cipher with block size 128 and key length is not fixed. Laying on the size of the
key, rounds are calculated .And for each round all the above mentioned operations are performed. The
result of each round is fed as an input to the next round[ 4]. ** Note: In the final round, the Mix Column
operation is omitted.
3.1. Pre-Round
It is the first operation in the encryption mechanism. It is basically an 128 bit XOR operation. In this
data input of 128 bits isXORed with user defined key of size 128 bits
Example:-Input =3925841d02dc09fbdc118597196a0b32
Key=2b7e151628aed2a6abf7158809cf4f3c
Output<= input XOR key;
3
International conference on computer vision and machine learning IOP Publishing
IOP Conf. Series: Journal of Physics: Conf. Series 1228 (2019) 012006 doi:10.1088/1742-6596/1228/1/012006
3.2 S- Box
Substitution box i.e the substitution of rows and columns. It is used in sub-byte the next operation .It is
a predefined table that has 128 hexadecimal values. These values are given input through the code. The
substitution of row and column value would give the output value which is the intersection of that
particular row and column. [3][5]
4
International conference on computer vision and machine learning IOP Publishing
IOP Conf. Series: Journal of Physics: Conf. Series 1228 (2019) 012006 doi:10.1088/1742-6596/1228/1/012006
it can map all the input 128 bits and gives the table values for the given input i.e. every byte in the state
is replaced by another .
3.4. Shift Row For the satisfaction of encryption perform moving of lines… A transportation step where
each line of the state is moved consistently with various counter balances. A move push has 128 piece
input and 128 piece yield. Each 128 piece is put away as a 4x4 network. Row1 is moved over c1 bytes,
row2 over c2 bytes, and row3 over c3 bytes. The estimations of c1, c2, c3 rely upon the square length.
5
International conference on computer vision and machine learning IOP Publishing
IOP Conf. Series: Journal of Physics: Conf. Series 1228 (2019) 012006 doi:10.1088/1742-6596/1228/1/012006
User defined is fed as an input to Key expander circuit to find the key generated output. To enhance the
speed of the process, pipelining preferable to use for key generation. Number of keys generated is 160
byte for 10 rounds (excluding the pre rounds) .In other words, number of rounds is based on key size.
[12] .
4. Decryption
It is the process of taking text, encoded or encrypted data and converting back to the original
information.This method i.e un-encrypting is attained using proper codes or keys.Companies generally
encrypt data to maintain the information safe and secure.A decryption key is required to crack the data,
otherwise special software's maybe required to make the data readable.In encryption original text(data
) is converted into intangible cipher text .Whereas , decryption does the opposite to encryption, ie., form
cipher text using a key we can get back our original information.
The advantage in AES (decryption) is there is the same key for encrypting and decrypting the data.To
write the code for decryption – it’s the inverse of the modules in encryption . There would be few
changes in the modules like shift-row or mix column operations.
For implementing on an FPGA which has clock pins, j tack cable(joint test action group cable), LAN
connections, serial communication external devices , USB cable port, switches-8. Pin nos are
8
International conference on computer vision and machine learning IOP Publishing
IOP Conf. Series: Journal of Physics: Conf. Series 1228 (2019) 012006 doi:10.1088/1742-6596/1228/1/012006
References
[1] Muhammad H. Rais and Syed M. Qasim "Efficient Hardware Realization of Advanced
Encryption Standard Algorithm using FPGA", IJCSNS International Journal of Computer
Science and Network Security, VOL.9 No.9, September 2009
[2] Deshpande, A.M. Deshpande, M.S. Kayatanavar, D.N. "FPGA implementation of AES
encryption and decryption", IEEE Transactions, Print ISBN: 978-1-4244-4789-3 ,Jun 2009.
[3] Marko Mali , Franc Novak and Anton Biasizzo "Hardware Implementation Of AES Algorithm",
Journal of Electrical Engineering, VOL. 56, NO. 9-10, 2005, 265-269 72
[4] RajenderManteena, "A VHDL Implemetation of the Advanced Encryption Standard-Rijndael
Algorithm", College of Engineering University of South Florida, 2004.
[5] S. Morioka and A. Satoh "A 10-Gbps Full AES-CryptoDesign with a Twisted BDD S-Box
Architecture", IEEE Transactions on VLSI Systems, Vol. 12, No. 7, July 2004, pp.686-691.
[6] C-P. Su, T-F.Lin, C-T.Huang; and C-W. Wu, "A High-Throughput Low-Cost AES Processor",
Communications Magazine, IEEE, Vol. 41, Issue: 12, December 2003, pp. 86-91.
[7] S. Morioka and A. Satoh, "A 10 Gb/s full-AES crypto design with a twisted-BDD S-box
architecture," in Proc. IEEE Int. Conf. Computer Design: VLSI in Computers and Processors,
Freiburg, Germany, Sep. 2002, pp. 98-103.
[8] NIST, "ADVANCED ENCRYPTION STANDARD (AES,Rijndael)", FIPS-197, November
2001
[9] A. Rudra, P. K. Dubey, C. S. Jutla, V. Kumar, J. R. Rao, and P. Rohatgi, "Efficient
implementation of Rijndael encryption with composite field arithmetic," in Proc. Cryptograph.
Hardware Embedded Syst., Paris, France, May 2001, pp. 171-184.
[10] I. Verbauwhede, P. Schaumont, and H. Kuo, "Design and Performance Testing of a 2.29- Gb/s
Rijndael Processor," IEEE J.Solid-State Circuits, Vol. 38, No. 3, Mar. 2003, pp. 569-572.
[11] N. Sklavos and O. Koufopavlou, "Architecture and VLSI implementation of the AES- proposal
Rijndael," IEEE Trans. Comput., vol. 51, no. 12, pp. 1454-1459, Dec. 2002.
[12] V. Fischer and M. Drutarovsky, "Two Methods of Rijndael Implementation in reconfigurable
Hardware", Proc. CHES, Vol. 2162, 2001, pp.81-96.
9
International conference on computer vision and machine learning IOP Publishing
IOP Conf. Series: Journal of Physics: Conf. Series 1228 (2019) 012006 doi:10.1088/1742-6596/1228/1/012006
[13] William Stallings "Cryptography and Network Security - Principles and Practices" fourth
edition.
10