0% found this document useful (0 votes)
14 views2 pages

Indian Institute of Information Technology Senapati Manipur

Uploaded by

Riya Singh
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
14 views2 pages

Indian Institute of Information Technology Senapati Manipur

Uploaded by

Riya Singh
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

भारतीय सूचना पर्ौद्ोिगक संस्थान सेनापित मिणपुर

INDIAN INSTITUTE OF INFORMATION TECHNOLOGY SENAPATI MANIPUR


Mantripukhri, Imphal – 795002, Manipur, India, www.iiitmanipur.ac.in
Department of ECE, EC302 - Anolog Integrated Circuits, 5𝑡ℎ Sem: ECE
2𝑛𝑑 Assessment, 25 Marks, Date: 20/10/2022, Time: 09:30 AM to 10:30 AM

Name: � Roll No:��


• Any required data not explicitly given, may be appropriately assumed and stated.
2 2
• 𝜇𝑛 = 450 𝑉𝑐𝑚−𝑠 , 𝜇𝑛 = 225 𝑉𝑐𝑚−𝑠 , e𝑜𝑥 = 3.45×10−11 F/m, 𝜂 = 0.225, 𝛾 = 0.4 V1/2 , 2Φ𝐹 = 0.7 V, t𝑂𝑥 = 2 nm,
V𝑇 𝐻𝑛 = 0.5 V, V𝑇 𝐻𝑝 = -0.5 V𝜆 = 0.1 for NMOS and 0.2 for PMOS, k’𝑛 = 776.25 𝜇A/V2 , k’𝑝 = 388.125
𝜇A/V2 .
�Part A FIVE questions (1 - 5): Answer all questions and will carry 2-mark each

1. Briefly discuss about the advantages of differential amplifier.


2. Explain the need of current mirrors in the design of amplifiers.
3. Find the value of V𝐺𝑆 in Fig. 1.
4. Find the value of I𝑜𝑢𝑡 in Fig. 1 .

Vdd

IREF = 50 µA
Iout

I1
I2
M1 + M2 M3
V
- GS

(W/L)1 = (W/L)2 = (W/L)3 = 2

Figure 1: Current Mirror

5. Design a PMOS current mirror circuit to produce the current I𝑜𝑢𝑡 = I𝑅𝐸𝐹 /2. Consider that the threshold
voltages and W/L ratios are fixed and same for all the transistors.

�Part B ONE question (6) will carry 5-mark

6. Obtain the expression for the small signal voltage gain for the high gain differential amplifier given in Fig. 2.
Propose a new design to replace the ideal current sources with MOS current source.

�Part C Two questions: Attempt any one question (7 or 8) and will carry 10-mark

7. A differential amplifier is shown in Fig. 3 is having (W/L)1,2,3 = 4, I𝑆𝑆 = 200 𝜇A, R𝐷 = 5 K, Ω, (V)𝐷𝐷 = 1.8
V.

i. Find out the minimum value of common mode input signal voltage V𝑖𝑐𝑚 to operate all the MOS transistors
in saturation region.

1
Vdd

ID1 ID2
VX VY
M3
Vb M4

Vin1 Vin2
M1 M2
P

ISS

Figure 2: Differential Amplifier

Vdd

RD RD
VX VY
ID1 ID2

Vin1 M1 M2 Vin2
P

ISS
Vb
M3

Figure 3: Differential Amplifier

ii. Calculate the small signal voltage gain.


iii. What is the maximum value of common mode input signal voltage V𝑖𝑐𝑚 can be applied to the differential
amplifier so that all the MOS transistors are remain in saturation.

8. A differential amplifier is given in Fig. 4 operated at a bias current (I𝑆𝑆 ) of 270 𝜇A having (W/L)1,2 = 100,
R𝐷 = 5 KΩ, R𝑆𝑆 = 25 KΩ. Find the differential gain, the common mode gain when the drain resistance have
1% mismatch (Hint: R𝐷1 = R𝐷 , R𝐷2 = R𝐷 +ΔR𝐷 ), and CMRR.

Vdd

RD RD
VX VY
ID1 ID2

Vin1+vicm M1 M2 Vin2+vicm
P

RSS ISS

Figure 4: Differential Amplifier

Note: ”Please return the question paper”.

You might also like