0% found this document useful (0 votes)
53 views40 pages

UPDATED Embedded System Question Bank

Uploaded by

v15774239
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
53 views40 pages

UPDATED Embedded System Question Bank

Uploaded by

v15774239
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 40

Degree/Branch: B.

Tech/AIDS Subject Code:191AI421


Date: Year/Sem: II/IV

EMBEDDED SYSTEM
QUESTION BANK UNIT 1
PART A
1. An embedded system is a combination of _______. CO1.1 CL1
A. Software
B. Hardware
C. Both a and b
D. Device
2. __________memory storage is widely used in PCs and Embedded CO1.1 CL 2
Systems.
A. EEPROM
B. Flash memory
C. SRAM
D. DRAM
3. ___________designs considers both the software and hardware during CO1.1 CL 1
the embedded design.
A. Peripheral Design
B. Platform-Based Code sign
C. Software/Hardware Design
D. Memory Design
4. ___________ is the sources of embedded system. CO1.1 CL 2
A. Cell phones
B. Washing machines
C. Smart watches
D. All the above
5. ___________ is distributed embedded system . CO1.1 CL 2
A. Cell phone
B. Notebook computer
C. SCADA system
D. None of the mentioned
6. __________ are applications of ES in medical field. CO1.2 CL 2
A. Cardiac monitoring system
B. ECG
C. Infusion pumps
D. All the above mentioned
7. __________ limits the amount of virtual memory in Windows 3.1. CO1.2 CL 3
A. Static file
B. Dynamic file
C. Nature of swap file
D. Size of the swap file
8. __________ designed system factors are minimized for an embedded CO1.2 CL 1
application.
A. Cost
B. Size
C. Performance
D. Both A and B
9. __________are the two different aspects of debug ability in the CO1.2 CL 2
embedded system development context?
A. Hardware & Firmware debug ability
B. Firmware & software debug ability
C. Firmware & middleware debug ability
D. None of the mentioned
10. ___________ is a measure of embedded system. CO1.3 CL 2
A. The efficiency of the system
B. The output over a stated period of the time
C. Both a and b
D. None of the mentioned
11. Three components of washing machine includes __________. CO1.3 CL 2
A. Sensors and actuators
B. User interface units
C. Embedded controller unit
D. All of the mentioned
12. __________ activities may be included in a real-time software design CO1.5 CL 1
process.
A. Platform selection
B. Timing analysis
C. Process design
D. All of the mentioned
13. __________hardware components of an embedded system. CO1.3 CL 2
A. Computer Processor
B. Device Peripherals
C. computer Memory
D. All the mentioned
14. __________interrupts are generated by the on-chip peripherals. CO1.4 CL 1
A. Internal
B. External
C. Software
D. Hardware
15. ___________design can be used to reduce the energy consumption of CO1.4 CL 2
the embedded system.
A. Simulator
B. Compiler
C. Emulator
D. Debugger
16. ___________ is the pin efficient method of communicating between CO1.3 CL 2
other devices.
A. Memory port
B. Peripheral port
C. Parallel port
D. Serial port
17. ___________task swapping method is a better choice in the embedded CO1.4 CL 3
systems design.
A. Time slice
B. RMS
C. Cooperative multitasking
D. Pre-emptive
18. __________was the very first microprocessor. CO1.4 CL 2
A. 4004
B. 8008
C. 8086
D. 8051
19. ___________ is the processor which helps in floating point CO1.4 CL 1
calculations.
A. Microprocessor
B. Microcontroller
C. Coprocessor
D. Controller
20. ____________ are current embedded system being used in modern CO1.4 CL 2
technology.
A. Microprocessors
B. Microcontrollers
C. DSP processors
D. All of the mentioned
21. _________is the size of the cache for an 8086 processor? CO1.4 CL 1
A. 64 Kb
B. 128 Kb
C. 32 Kb
D. 16 Kb
22. _________interrupts allows a protected state? CO1.4 CL 2
A. internal interrupt
B. external interrupt
C. software interrupt
D. both internal and external interrupts
23. __________level simulates the algorithms that are used within the CO1.5 CL 3
embedded systems?
A. Circuit Level
B. Gate Level
C. Algorithmic Level
D. Switch Level
24. ________ is the process can be used in analyzing the set of possible CO1.5 CL 2
designs?
A. Scheduling
B. Design space exploration
C. Hardware / Software partitioning
D. Compilation
25. ________statement replaces all occurrences of the identifier with CO1.5 CL 1
string?
A.# include
B. # define identifier string
C. # ifdef
D. # define MACRO()
26. __________models communicate between the components? CO1.5 CL 2
A. fine-grained model
B. transaction level model
C. circuit-level model
D. coarse-grained
27. __________has invented flash memory. CO1.5 CL 2
A. Dr.FujioMasuoka
B. John Ellis
C. Josh Fisher
D. John Rutten berg
28. _______activity is concerned with identifying the task at the final CO1.6 CL 2
embedded systems.
A. scheduling
B. task-level concurrency management
C. high-level transformation
D. compilation

29. How many main signals are used with memory chips? CO1.6 CL 1
A. 2
B. 4
C. 6
D. 8
30. Which of the following are accessible by the ISR in software interrupt CO1.6 CL 2
mechanism?
A. register
B. interrupt
C.nmi
D. memory

PART- B

1. Classify the various processors utilized in embedded systems into CO1.1 CL 1


distinct categories.
2. List the need for RTOS in embedded systems applications and the CO1.2 CL 3
reasoning behind this requirement.
3. Enumerate the various types of memory utilized in embedded systems. CO1.2 CL 4
4. Under what circumstances is a compressed program and data stored in CO1.3 CL 4
ROM used? Give five examples of embedded systems that employ
ROM images.
5. Identify the software tools and its applications utilized in the CO1.3 CL 3
development of embedded systems, as well as their purposes.
6. Would it be possible for you to enumerate several hardware components CO1.3 CL 2
that are frequently utilized in embedded systems and describe the
purposes for which they are employed?
7. Elaborate on the program models that are employed for software design CO1.4 CL 2
in the context of embedded systems development.
8. Specify the fundamental components that are essential to an embedded CO1.4 CL 2
system.
9. Why real-time video processing requires a sophisticated embedded CO1.4 CL 3
system with strict real-time constraint? Give reasons.
10. Provide a brief overview of the high-level programming languages that CO1.5 CL 3
are utilized in the field of embedded systems development.
11. Categorize the key embedded processor chips utilized in embedded CO1.5 CL 3
systems.
12. Elaborate on the challenges faced in the realm of embedded systems and CO1.6 CL 2
what makes them challenging to overcome.
13. Give two examples of stand-alone embedded systems and mention its CO1.6 CL 3
concept and purpose.
PART- C

1. Would it be feasible for you to make a comparison between the various CO1.1 CL 1
categories of embedded systems and provide examples for each to help
illustrate the differences and similarities?
2. Enumerate the different applications employed in embedded systems CO1.2 CL 1
and provide illustrations to demonstrate their usage.
3. Tabulate the necessary hardware units and software tools required for CO1.3 CL 2
the proper functioning of a camera, mobile computer, and robot
system.
4. Designing cost of an embedded system may be thousands of times the CO1.3 CL 3
cost of its processor and hardware units. Discuss with suitable reason.
5. An automobile cruise control system is to be designed in a project. List CO1.4 CL 3
out the skills needed in the team of hardware and software engineers.
6. Tabulate the advantages and disadvantages of using the following CO1.5 CL 2
coding languages. a. Machine Coding b. Assembly c. C d. C++ e.
Java.
7. Provide a thorough description of the various steps or levels of CO1.6 CL 1
abstraction involved in the design process of an embedded system.
8. Design a four-column table with two examples of embedded systems CO1.6 CL 2
in columns 2 and 3 .In column 1, write the type of processor needed
along the following: microcontroller, embedded processor, digital
signal processor, ASSP, signal purpose and media processor. Give
your reasoning in column 4.
9. Draw and state the reason of embedded system functions, hardware CO1.7 CL 2
units and software components in ACVM.
10. Necessary requirements for the memory and processor in a smart card CO1.7 CL 3
system, including an example that demonstrates these requirements.
11. Justify the use of physical and virtual device drivers in embedded CO1.7 CL 2
system.
12. An FPGA (Field Programmable Gate Arrays) core is integrated with a CO1.7 CL 3
single or multiple processor units on chip. How do these help in the
design of sophisticated embedded system for real time video
processing?
UNIT 2
PART- A
1. ________ is the type of 8051 microprocessor? CO2.4 CL 2
A. RISC
B. CISC
C. Microcontroller
D. Mainframe
2. 8051 has_________ special function registers. CO2.1 CL 2
A.21
B.8
C.16
D.11
3. 8051 can access up to_________ of Program memory and _______ of CO2.1 CL 1
external data memory.
A.64 KB,32 KB
B.32 KB,64 KB
C.64 KB,64 KB
D.16 KB,64 KB
4. ___________are the two 16 bit SFRs of Microcontroller 8051? CO2.1 CL 2
A. PC , DPTR
B. SP ,PSW
C. SP,DPTR
D. PC,SP
5. 8051 series has how many 16 bit registers? CO2.1 CL 1
A. 2
B. 3
C. 1
D. 0
6. 8051 Microcontroller has 4KB bytes on-chip program memory? CO2.2 CL 1
A. TRUE
B. FALSE
C. Can be true or false
D. Cannot say
7. How much I/O pins 8051 have? CO2.2 CL 2
A. 4
B. 8
C. 16
D. 32
8 Which control signal/s is/are generated by timing and control unit of CO2.2 CL 1
8051 microcontroller in order to access the off-chip devices apart from
the internal timings?
A. ALE
B. PSEN
C. RD & WR
D. All of the above
9 __________register usually store the output generated by ALU in CO2.2 CL 2
several arithmetic and logical operations?
A. Accumulator
B. Special Function Register
C. Timer Register
D. Stack Pointer
10 ________ rotate instructions has an ability to modify CY flag by CO2.2 CL 1
moving the bit-7 & bit-0 respectively to an accumulator?
A. RR & RL
B. RLC & RRC
C. RR & RRC
D. RL & RLC
11 Port 1 lines are used during programming of ________ CO2.3 CL 2
A. external EPROM and EEPROM
B. external ROM and RAM
C. internal ROM and RAM
D. internal EPROM and EEPROM
12 _________is not one of the SFR addresses of the ports of 8051? CO2.3 CL 1
A. 80H
B. 90H
C. A0H
D. NONE
13 ___________counting rate of a machine cycle in correlation to the CO2.3 CL 2
oscillator frequency for timers?
A. 1 / 10
B. 1 / 12
C. 1 / 15
D. 1 / 20
14. How many machine cycle/s is / are executed by the counters in 8051 in CO2.3 CL 1
order to detect '1' to '0' transition at the external pin?
A. One
B. Two
C. Four
D. Eight
15. If Accumulator holds even number of 1s then which flag will set? CO2.3 CL 2
A. Carry
B. Auxiliary Carry
C. Overflow
D. Parity
16 Calculate the address line required to interface 4KB of external CO2.4 CL 1
memory.
A.10
B.11
C.12
D.13
17 ______is the RAM and ROM size in 8051 Microcontroller? CO2.4 CL 1
A. 128 byte RAM and 4 byte ROM
B. 128 kb RAM and 4 kb ROM
C. 128 byte RAM and 4 kb ROM
D. 128 kb RAM and 4 byte ROM
18 8051 microcontrollers are manufactured by which of the following CO2.4 CL 1
companies?
A. Atmel
B. Philips
C. Intel
D. All of the mentioned
19 How many bits are used in the data bus of 8051? CO2.4 CL 2
A. 8
B. 16
C. 32
D. 24
20 When 8051 wakes up then 0x00 is loaded to which register? CO2.4 CL 1
A. PSW
B. SP
C. PC
D. None of the mentioned
21 If we push data onto the stack then the stack pointer will get ________ CO2.5 CL 2
A. Increases with every push
B. Decreases with every push
C. Increases & decreases with every push
D. None of the mentioned
22 __________is the primary function of a microprocessor? CO2.5 CL 1
A. To store data
B. To process data
C. To display data
D. To transfer data
23 __________is the clock speed of a microprocessor measured in? CO2.5 CL 2
A. Watts
B. Hertz
C. Volts
D. Amps
24 __________is the processing power of a microprocessor determined? CO2.5 CL 1
A. By its clock speed
B. By its number of cores
C. By its memory capacity
D. By the number of instructions it can execute per second.
25 ________ company developed the 8051 microprocessor? CO2.5 CL 1
A. Intel
B. Motorola
C. Zilog
D. Atmel

26 How many interrupts does the 8051 support? CO2.6 CL 2


A. 5
B. 7
C. 12
D. 16
27 AT 89C2051 has RAM of ________ CO2.6 CL 1
A. 128 bytes
B. 256 bytes
C. 64 bytes
D. 512 bytes
28 How many bytes of bit addressable memory is present in 8051 based CO2.6 CL 2
microcontrollers?
A. 8 bytes
B. 32 bytes
C. 16 bytes
D. 128 bytes
29 _________ is the type of technology is used in the manufacturing of CO2.6 CL 1
microprocessors?
A. Vacuum tube technology
B. Bipolar junction technology
C. Complementary metal-oxide-semiconductor (CMOS)
technology
D. Thin-film transistor (TFT) technology
30 __________is the processing power of a microprocessor determined? CO2.6 CL 2
A. By its clock speed
B. By its number of cores
C. By its memory capacity
D. By the number of instructions it can execute per second.
Part B

1. Furnish the specifics regarding the quantity of register banks present CO2.1 CL 1
within the 8051 microcontroller as well as the addresses assigned to
each of these register banks.
2. Find out the diverse functions and purposes of the accumulator register CO2.1 CL 2
that serves within the framework of the 8051 microcontroller.
3. Provide a comprehensive evaluation of the serial and parallel modes of CO2.2 CL 1
communication, delving into the pros and cons of each and elucidating
the circumstances in which one method might be deemed more
advantageous over the other.
4. Furnish the specifications regarding the dimensionality in terms of the CO2.3 CL 1
number of bits of both the DPTR and the stack pointer in the 8051
microcontroller.
5. How do you interface DAC with a microcontroller? Highlight the CO2.3 CL 2
benefits of such an interface that brings to the overall system.
6. Differentiate between bit addressable and byte addressable memory CO2.4 CL 1
within the framework of the 8051 microcontroller, outlining the pros
and cons of each method. Also, clarify the circumstances in which each
would be preferred over the other.
7. Identify the various methodologies of operand addressing utilized in CO2.4 CL 2
the 8051 microcontroller, outlining their characteristics, applications,
and suitability for different scenarios.
8. Specify which two ports in the 8051 microcontroller, when combined, CO2.5 CL 2
form the 16-bit address required for accessing external memory in the
microcontroller system.
9. Categories the interrupts available in the 8051 microcontroller, CO2.5 CL 1
providing a description of their operations and the conditions under
which they are activated.
10. Find the timer’s clock frequency and its period for various 8051-based CO2.6 CL 2
systems, with the crystal frequency 11.0592 MHz when C/T bit of
TMOD is 0.
.
Part C
1. Provide a detailed illustration, including a clear and concise sketch of CO2.1 CL 2
the architecture or functional block diagram of the 8051
microcontroller, highlighting the key components and their
functionalities within the system.
2. Present a visual representation of the pin configuration of the 8085 CO2.1 CL 1
microprocessor, accompanied by a comprehensive explanation of the
purpose and functionality of each individual pin in the system.
3. Provide a succinct overview of the configuration of I/O ports and serial CO2.2 CL 1
communication in the 8051 microcontroller, highlighting the relevant
techniques and methods used for communication between the
microcontroller and external devices.
4. Draft a succinct and comprehensive note on the subject of serial CO2.2 CL 2
communication as it pertains to the 8051 microcontroller,
encompassing its fundamental principles, workings, and applications.
5. Identify the various addressing modes and instruction sets of the 8051 CO2.3 CL 2
microcontroller, incorporating relevant examples to demonstrate the
various techniques and methods utilized in the system.
6. Provide a thorough explanation of the special function registers in the CO2.3 CL 2
8051 microcontroller, detailing their functions and usage, as well as a
comprehensive examination of the different addressing modes utilized
in the system, including their respective techniques and methods.
7. Draw the organizational structure of both the internal RAM and special CO2.4 CL 1
function registers within the 8051 microcontroller, providing a detailed
examination of their functions, relationships, and usage within the
system.
8. Can you assume that the memory of an embedded system is also a CO2.5 CL 2
device? List out the reasons for it.
9. Nowadays high-performances embedded system use either an RISC CO2.5 CL 2
processor or a processor with an RISC core code optimized CISC
instruction set.Why?
10. Summarize the architectural features of the 8051 microcontroller and CO2.6 CL 2
outline the internal devices it possesses. Furthermore, could you
elucidate the process for interfacing a programmable peripheral
interface with the 8051?
11. Which methodology is used to temporarily halt the program execution CO2.6 CL 1
and allows peripheral devices to access microprocessor? Discuss the
methodology employed in the 8051 microcontroller, including the types,
the process of service routine and the prioritization in the system.
UNIT 3

1. ARM stands for _____________ CO3.1 CL 1


a) Advanced Rate Machines
b) Advanced RISC Machines
c) Artificial Running Machines
d) Aviary Running Machines
2. ARM processors where basically designed for _______ CO3.1 CL 2
a) Main frame systems
b) Distributed systems
c) Mobile systems
d) Super computers
3. RISC stands for _________ CO3.1 CL 1
a) Restricted Instruction Sequencing Computer
b) Restricted Instruction Sequential Compiler
c) Reduced Instruction Set Computer
d) Reduced Induction Set Computer
4. _______is placed between main memory and core CO3.2 CL 2
a) Cache
b) ROM
c) RAM
d) All
5. _______ is used to communication between part of the devices CO3.2 CL 1
a)Bus
b)ALU
c) Address
d) Peripherals
6. ______ is the Processing of Instuction broken to small unit CO3.2 CL 2
a) Pipeline
b)ALU
c)MCU
d)All
7. ________is the nature of instruction size in CISC processors? CO3.2 CL 1
a. Fixed
b. Variable
c. Both a and b
d. None of the above
8. The access control is based on ___________ sort of programs CO3.3 CL 2
a) Clients
b)Managers
c) Both a and b
d) None of the above
9. _______ Instruction used to transfer the data between register and CO3.3 CL 1
memory
a) Load
b) Store
c) Both
D) None
10. _____ vector is used by external between to interrupt the normal CO3.3 CL 1
execution.
a)interrupt
b)Mask
c)Pipeline
d) None
11. ________are used to extend the instruction set. CO3.4 CL 2
a)Coprocessor
b)Pipeline
c)Multi Processor
d)None
12. ARM Processor core is a key Component or_____ Bit Embedded CO3.4 CL 1
System.
a) 8
b) 16
c) 32
d)64
13. Barrel shifter is used for __________. CO3.1 CL 1
a) shifting data
b) inversing data
c) reversing data
d) none of above
14. The addressing mode where the EA of the operand is the contents CO3.4 CL 2
of Rn is ________
a) Pre-indexed mode
b) Pre-indexed with write back mode
c) Post-indexed mode
d) None of the mentioned
15. _____________ are the power saving techniques for ARM CPU’s CO3.4 CL 2
a)RISC
b)ISA optimization
c)Application-specific components
d)All of the above
16. __________is the instruction set used by ARM7. CO3.5 CL 1
a) 16-bit instruction set
b) 32-bit instruction set
c) 64-bit instruction set
d) 8-bit instruction set
17. The load and store, data processing, branch, and coprocessor are CO3.5 CL 1
the ___________ instruction set.
a)Branch
b)Data Processing
c) ARM
d) None of the above
18. _________ is one of the following is a cache write strategy? CO3.6 CL 2
a) Write-through
b) Copy back
c)Write through with buffered write
d) All of the above
19. Thumb has ___ code density. CO3.6 CL 2
a)higher
b) lower
c) medium
d) none
20. The main importance of ARM micro-processors is providing CO3.7 CL 1
operation with ______
a) Low cost and low power consumption
b) Higher degree of multi-tasking
c) Lower error or glitches
d) Efficient memory management
21. ________ is/are the configuration status of control unit in RISC CO3.7 CL 1
Processors.
a. Hard wired
b. Micro programmed
c. Both a and b
d. None of the above
22. In ARM processor data items are placed in ____ file. CO3.7 CL 2
a)Register
b) I/O
c) memory
d) all
23. How many types of load-store instructions are there? CO3.7 CL 2
a) One
b)Two
c) Three
d) Four
24. Three stages of Pipelining are _______ CO3.8 CL 2
a )fetch decide execute
b )for decode execute
c) fetch decode execute
d) none of the about
25. In DC motor interfacing, which modulation controls the duty CO3.8 CL 1
cycle of square wave provided at the output by generating
variation in the average DC voltage?
a) Amplitude Modulation
b) Frequency Modulation
c) Pulse Width Modulation
d) Phase Modulation
26. ARM supports ____types of exceptions. CO3.9 CL 1
a)5
b) 4
c) 3
d) 2
27. _________ are t, d, m, I stands for in ARM7TDMI? CO3.9 CL 1
a) Timer, Debug, Multiplex, ICE
b) Thumb, Debug, Multiplier, ICE
c) Timer, Debug, Modulation, IS
d) none
29. _________one of the following is the coprocessor instructions? CO3.9 CL 1
a) Data processing, register transfer, and data transfer
instructions
b) Load or store single register, load and store multiple register
c) Multiply instructions, status register transfer instructions
d) None of the above
30. __________ one of the following is the load and store CO3.9 CL 2
instructions?
a) Data processing, register transfer, and data transfer instructions
b) Load or store single register, load and store multiple
register
c) Multiply instructions, status register transfer instructions
d) None of the above
PART B

1. Provide a comprehensive analysis of the differences between the CO3.1 CL 1


Complex Instruction Set Computing (CISC) and Reduced
Instruction Set Computing (RISC) architectures.
2. State the fundamental design principles of Reduced Instruction CO3.2 CL 2
Set Computing (RISC) philosophy.
3. Provide an explanation of exceptions, interrupts, and the vector CO3.3 CL 1
table in an ARM processor, including their respective roles in
handling system events and ensuring proper system functioning.
4. Discuss the differences between these controllers and how they CO3.3 CL 2
interact with the processor and other system components.
5. Elaborate on the mechanisms used by ARM processors to CO3.3 CL 2
manage interrupts and exceptions, including the role of the
interrupt vector table, interrupt priority levels, and exception
handling routines.
6. List the conditional flags available in the ARM processor CO3.4 CL 1
architecture. Discuss the meaning and purpose of each flag,
including but not limited to the Zero (Z), Negative (N), Carry
(C), and Overflow (V) flags, and how they are used to modify
the execution behaviour of instructions?
7. Provide a overview of the useful techniques for optimizing CO3.7 CL 1
ARM assembly code, and explain how they can be applied to
improve code performance and efficiency?
8. Justify how thumb instruction set has better performancethan16- CO3.8 CL 1
bit ARM processor.
9. Provide an overview of the floating-point arithmetic unit in the CO3.8 CL 2
ARM processor architecture, including its functions and
importance in scientific and engineering applications.
10. State the three ARM instructions of Move, Comparison, and CO3.9 CL 2
Multiply, and provide examples of how they can be used in
ARM assembly code.
PART C

1. Draw the data core flow model of an ARM processor and explain CO3.1 CL 1
thefunction of each block. Also, explain the operating modes
supported by theARM process.
2. DescribetheoperationoftheBarrel shifterin CO3.2 CL 1
ARMdataprocessinginstructions withan example.
3. (i) Discuss the instruction set of ARM processor with examples. CO3.3 CL 1
(10)
(ii) Formulate necessary code using ARMassembly language
program forcreatingadelay.
4. Present the comprehensive overview of pipelining as it pertains to CO3.4 CL 2
processor design, including an explanation of how it works and the
benefits it offers in terms of performance and efficiency, specifically
in the context of ARM processors, and detailing the various stages
involved in the pipelining process and how they work together to
execute instructions more quickly and efficiently.
5. Using I/O lines, and a driver circuit, explain the operation to run a DC CO3.5 CL 2

Motor. Also explain the interfacing of DC motor with an ARM


processor by showing relevant interfacing diagram.
6. Describe the process of using input/output lines and a driver circuit CO3.6 CL 2
to control the operation of a DC motor, including an explanation of
the components involved, the circuitry required, and the principles of
motor control, and further detail the process of interfacing a DC motor
with an ARM processor, providing a relevant interfacing diagram to
illustrate the necessary connections and communication channels.
7. a) Detail the concept ofThumbinstructionsetbased CO3.7 CL 1
branchinstructionsofARM processorwithanexample.
b) ListvariousinstructionspresentinThumbinstructionset.
8. a) Enumerate the branch instructions employed by the ARM CO3.8 CL 1
processor, including their purpose and functionality, as well as any
unique features or requirements of their implementation, and further
illustrate their usage with a relevant example that demonstrates their
role in controlling program flow and directing execution within the
ARM architecture.
b) List of the various operating modes available within the ARM
processor architecture, detailing the purpose and functionality of each
mode, and outlining any relevant considerations or requirements for
switching between modes or accessing specific features or resources
within each mode.
9. List the rules which summarize the cycle timings for common CO3.8 CL 2
instruction classes on the
ARMprocessorandexplainhowARMprocessorperformsoperationsinp
arallel.
10 Illustrate the following Thumb instructions, including their purpose, CO3.9 CL 1
. function, and any relevant syntax or usage requirements, and further
illustrate their usage with relevant examples that demonstrate their
role within the ARM architecture:
i) Stack instructions
ii) Software interrupt instructions
iii) Single register load-store instructions
iv) Multiple register load-store instructions
UNIT 4

PART A

1. ___________ real time operating system. CO4.1 CL 1


a) all processes have the same priority
b) a task must be serviced by its deadline period
c) process scheduling can be done only once
d) kernel is not required
2. Time duration required for scheduling dispatcher to stop one CO4.1 CL 1
process and start another is known as ____________.
a) process latency
b) dispatch latency
c) execution latency
d) interrupt latency
3. ________ is the worst case figure for interrupt latency for an CO4.1 CL 2
MC68020 running at 25MHz?
a) 19 microseconds
b) 6 microseconds
c) 20 microseconds
d) 8 microseconds
4. _________is not a standalone product? CO4.1 CL 1
a) pREC+ runtime support
b) pSOS+m
c) pSOS+
d) pSOS+ kernel
5. _______defines the set of instructions loaded into the memory. CO4.2 CL 2
a) process
b) task
c) thread
d) system hardware
6. _________ can be supported if the task or process maintains a CO4.2 CL 1
separate data area for each thread.
a) single thread system
b) mono thread system
c) multiple threads
d) dual threads
7. __________ is a system level debugger which provides the low- CO4.2 CL 1
level debugging facilities and the system debugging.
a) pROBE+ system level debugger
b) pNA+ network manager
c) pHILE+ file system
d) pNA+ network manager
8. Who developed the OS-9 ? CO4.2 CL 1
a) Microwave
b) Microwave and Motorola
c) Motorola and IBM
d) Microwave and IBM
9. An un-interruptible unit is known as ____________ CO4.2 CL 1
a) single
b) atomic
c) static
d) none of the mentioned
10. Semaphore is a/an _______ to solve the critical section problem. CO4.2 CL 1
a) hardware for a system
b) special program for a system
c) integer variable
d) none of the mentioned

11. _________ is the disadvantage of spinlocks? CO4.2 CL 2


a) they are not sufficient for many process
b) they require busy waiting
c) they are unreliable sometimes
d) they are too complex for programmers
12. The wait operation of the semaphore basically works on the CO4.3 CL 1
basic _______ system call.
a) stop()
b) block()
c) hold()
d) wait()
13. The code that changes the value of the semaphore is CO4.3 CL 2
___________
a) remainder section code
b) non – critical section code
c) critical section code
d) none of the mentioned
14. The signal operation of the semaphore basically works on the CO4.3 CL 1
basic _______ system call.
a) continue()
b) wakeup()
c) getup()
d) start()
15. ___________two operations are provided by the IPC facility? CO4.3 CL 1
a) write & delete message
b) delete & receive message
c) send & delete message
d) receive & send message
16. Bounded capacity and Unbounded capacity queues are referred CO4.3 CL 1
to as __________
a) Programmed buffering
b) Automatic buffering
c) User defined buffering
d) No buffering
17. __________is Interprocess communication? CO4.4 CL 1
a) allows processes to communicate and synchronize their
actions when using the same address space
b) allows processes to communicate and synchronize their
actions
c) allows the processes to only synchronize their actions without
communication
d) none of the mentioned
18. Messages sent by a process __________ CO4.4 CL 1
a) have to be of a fixed size
b) have to be a variable size
c) can be fixed or variable sized
d) none of the mentioned
19. __________ happens to the interrupts in an interrupt service CO4.4 CL 1
routine.
a) disable interrupt
b) enable interrupts
c) remains unchanged
d) ready state
20. __________ supports seven interrupt priority level. CO4.4 CL 2
a) kernel
b) operating system
c) VME bus
d) data bus
21. ___________is not a priority based? CO4.4 CL 1
a) priority inversion
b) message passing
c) fairness system
d) message queuing
22. __________ is a part of RTOS kernel? CO4.5 CL 2
a) memory
b) input
c) ISR
d) register
23. __________ interrupts in an interrupt service routine? CO4.5 CL 1
a) disable interrupt
b) enable interrupts
c) remains unchanged
d) ready state
24. ___________ is a part of RTOS kernel? CO4.5 CL 1
a) memory
b) input
c) ISR
d) register
25. __________ is the type of interrupt handling is seen in CO4.5 CL 1
multiprocessor applications?
a) centralised interrupt
b) handled by one MASTER
c) distributed handling
d) shared handling
26. ___________can be considered as the lower level in the CO4.6 CL 1
multitasking operating system?
a) process
b) task
c) threads
d) multi threads
27. __________term is used to encompass more than a simple CO4.6 CL 1
context switch?
a) process
b) single thread system
c) thread
d) multithread
28. ________is inherited from the parent task? CO4.6 CL 1
a) task
b) process
c) thread
d) kernel
29. _________unit protects the hardware? CO4.6 CL 2
a) MMU
b) hardware unit
c) bus interface unit
d) execution unit
30. __________are coupled in the Windows NT for the resource CO4.6 CL 1
protection?
a) kernel mode and user mode
b) user mode and protected mode
c) protected mode and real mode
d) virtual mode and kernel mode

PART B

1. Relate the process of OS and RTOS. Give two examples for both. CO4.1 CL 1
2. Describe the concept of tasks and task states in Real-Time CO4.2 CL 1
Operating Systems (RTOS)?
3. Analyse the data structure is used in RTOS? Elaborate the data CO4.3 CL 1
structure is commonly used in real-time operating systems to
manage tasks and ensure timely execution.
4. List the most commonly used data types in real-time systems. Why CO4.3 CL 1
are they important for real-time applications?
5. Describe re-entrancy attack is and it’s working principle. How it CO4.4 CL 1
could be exploited when the strange behaviour happens? What steps
can you take to fix the vulnerability and prevent similar attacks in
the future?
6. How do you balance the benefits of data sharing with the need to CO4.4 CL 1
protect individual privacy and security?
7. Compare the threads and kernel threads. CO4.5 CL 1
8. How can semaphores be used to manage and share multiple CO4.5 CL 2
resources in real-time operating systems, and what are the
implications for real-time applications?
9. How do you secure inter process communication channels to protect CO4.6 CL 1
against attacks and data breaches?
10. Mentions the purpose of a mailbox in real-time operating systems, CO4.6 CL 1
and what are the rules for accessing and using it in a real-time
application?

PART C

1. How does an RTOS differ from a general-purpose operating CO4.1 CL 1


system in the context of embedded systems? What are some of
the challenges associated with implementing an RTOS on an
embedded system?
2. Illustrate the key characteristics of an RTOS in detail. How do CO4.2 CL 1
these characteristics contribute to the systems overall reliability
and predictability?
3. In an RTOS, what is a task, and how does it differ from a process CO4.2 CL 1
in a general-purpose operating system? What are some of the
common types of tasks used in an embedded system, and how are
they scheduled?
4. Discuss about the role of task’s priority in an embedded system. CO4.3 CL 2
How is it used to determine which task should be executed next?
Can you explain the difference between static and dynamic
priorities? Provide examples of when each might be used?
5. Enumerate the scheduling algorithms used in RTOS, and how do CO4.3 CL 1
they differ in terms of performance, efficiency, and fairness? How
do these algorithms help to optimize the use of system resources
in an embedded system?
6. How does an RTOS manage shared data in a multi-core or multi- CO4.4 CL 1
processor embedded system, and what are some of the common
challenges associated with parallel processing? Can you explain
the difference between symmetric and asymmetric
multiprocessing? Provide examples of when each might be
necessary?
7. How semaphores are they used in an RTOS to manage shared CO4.4 CL 2
resources and prevent race conditions? Can you explain the
difference between binary and counting semaphores? Provide
examples of when each might be necessary?
8. Detail the concept of inter-process communication (IPC) in an CO4.5 CL 1
RTOS, and how is it used to enable communication between
tasks? Can you explain the difference between synchronous and
asynchronous IPC, and provide examples of when each might be
used?
9. Detail the process of message queue, and how is it used in an CO4.5 CL 1
RTOS to facilitate inter-task communication in an embedded
system? Can you explain the difference between a FIFO and
priority-based message queue? Provide examples of when each
might be necessary?
10. How does an RTOS manage message queue communication to CO4.6 CL 1
ensure data consistency and prevent race conditions in an
embedded system? Can you explain the difference between a
direct and indirect message queue?Provide examples of when
each might be necessary.
UNIT-5

PART A

1. Which part of washing machine actually perform the cleaning CO5.1 CL 1


operation of cloth clothes?
a)Agitator
b) Timer
c)Drain
d)Tub
2. Which types of washing machine contains two tubs? CO5.1 CL 2
a)Ordinary without timer type
b)Ordinary with timer type
c) Semi-automatic
d)Automatic type
3. Washing machine was invented in CO5.1 CL 1
a)Denmark
b)Chicago
c)Buffalo
d) thrupp
4. What is the sequence followed by the automatic washing machine? CO5.1 CL 2
a)washing, Soaking, rinsing and drying
b) Soaking, washing, rinsing and drying
c)washing, Soaking, drying and rinsing
d) drying ,washing, Soaking and rinsing
5. The chemical sensor in the washing machine is used______ CO5.1 CL 2
a)to count the quality of detergent
d)to measure the amount of water
c)To measure the pH value of water
d)For drying operations
6. The amount of water,pH value and detergent are input to______ CO5.1 CL 1
a)Microcontroller
b)Microprocessor
c)value
d)Pump
7. In commercial vehicle layouts engine is located forward ,rear or CO5.2 CL 1
under floor mainly to
a)Better utilization of space
b) increase fuel economy
c)Better weight distribution
d)Reduce the weight of chassis
8. The type of air cycle used in diesel engine is called CO5.2 CL 2
a)Otto cycle
b) Carnot cycle
c) Diesel cycle
d) Rankin cycle
9. Which motor cycle has maximum power rating CO5.2 CL 1
a) Rajdoot
b ) Jawa
c) Yamaha
d) Bullet
10. How many cells are used in a 12 volt car battery? CO5.2 CL 2
a)2
b)4
c)6
d)8
11. The power actually developed inside the engine cylinder is called CO5.2 CL 1
as
a)Indicated power
b)Brake power
c)Frictional Power
d)None of these
12. The advantage of a tubeless tyre over tube type tyre is CO5.2 CL 2
a)Slow air leakage
b)Better fuel efficiency
c) Less changes of running flat
d) all of these
13. Smart Card is ______ CO5.3 CL 2
a) Special purpose Cards
b) Microprocessor Cards
c) Processing unit contains memory for storing data
d) Processing unit for software
14. What is the maximum amount of data that can be stored on a smart CO5.3 CL 1
card?
a) 128 bytes
b) 256 bytes
c) 512 bytes
d) 1 kilobyte
15. What type of technology is used to communicate with a smart CO5.3 CL 2
card?
a) RFID
b) NFC
c) Bluetooth
d) Wi-Fi
16. What type of data can be stored on a smart card? CO5.3 CL 1
a) Only credit card information
b) Only personal identification information
c) Both credit card and personal identification information
d) Only medical information
17. What is the main advantage of using a smart card for payment? CO5.3 CL 2
a) Increased security
b) Faster transactions
c) Cheaper transactions
d) All of the above
18. What is the term used to describe the process of communicating CO5.3 CL 1
with a smart card?
a) Smart card activation
b) Smart card pairing
c) Smart card communication
d) Smart card interaction
19. ATM stands for_________ CO5.4 CL 1
a) Automatic taller machine
b) Automated teller machine
c) Automatic transfer machine
d) None of the above
20. _________ Techonology is used to connect machines and people CO5.4 CL 2
and a site in a small area
a) LAN
b)WAN
c)MAN
d)None of these
21. _______ is the technology that connects the machines and people CO5.4 CL 2
within a site in a
a)White label atm
b)Orange lableatms
c)Yellow lableatms
d)Brown lableatms
22. ATM uses _______________ CO5.4 CL 1
a) asynchronous frequency division multiplexing
b) asynchronous time division multiplexing
c) asynchronous space division multiplexing
d) asynchronous amplitude division multiplexing
23. ATM standard defines _______ layers. CO5.4 CL 2
a) 2
b) 3
c) 4
d) 5
24. An ATM cell has the payload field of __________ CO5.4 CL 1
a) 32 bytes
b) 48 bytes
c) 64 bytes
d) 128 bytes
25. What is Digital Image Processing? CO5.5 CL 1
a) It’s an application that alters digital videos
b) It’s a software that allows altering digital pictures
c) It’s a system that manipulates digital medias
d) It’s a machine that allows altering digital images
26. Which of the following process helps in Image enhancement? CO5.5 CL 2
a) Digital Image Processing
b) Analog Image Processing
c) Both a and b
d) None of the above
27. Among the following, functions that can be performed by digital CO5.5 CL 1
image processing is?
a) Fast image storage and retrieval
b) Controlled viewing
c) Image reformatting
d) All of the above
28. Which of the following is an example of Digital Image CO5.5 CL 2
Processing?
a) Computer Graphics
b) Pixels
c) Camera Mechanism
d) All of the mentioned
29. What are the categories of digital image processing? CO5.5 CL 2
a) Image Enhancement
b) Image Classification and Analysis
c) Image Transformation
d) All of the mentioned
30. How does picture formation in the eye vary from image formation CO5.5 CL 2
in a camera?
a) Fixed focal length
b) Varying distance between lens and imaging plane
c) No difference
d) Variable focal length

PART- B

1. Describe the role of embedded systems in optimizing the washing CO5.1 CL 2


process. Mention some of the variables that can be monitored and
controlled to improve washing efficiency and effectiveness?

2. A washing machine's embedded system can be updated through CO5.1 CL 2


over-the-air (OTA) updates. Discuss the benefits and potential
risks of this approach, and describe how security measures can be
implemented to mitigate those risks.

3. Discuss the various embedded systems used in a modern car, and CO5.2 CL 2
explain how they interact with each other to control different
aspects of the vehicle.

4. How do embedded systems in cars enable connectivity features CO5.2 CL 2


such as GPS navigation, music streaming, and smartphone
integration? Describe the protocols and technologies used to
enable such integration.

5. Describe the role of embedded systems in optimizing the CO5.3 CL 2


performance of a smart card system. What are some of the
variables that can be monitored and controlled to improve system
efficiency?

6. A smart card system's embedded system may be prone to software CO5.3 CL 2


bugs and glitches. Discuss the potential consequences of such
issues and explain how testing and debugging can be performed to
ensure the system's reliability.

7. A modern ATM machine uses a microcontroller-based system to CO5.4 CL 2


control its operations. Discuss the various components of the system
and how they interact with each other.

8. How can embedded systems be used to improve the user experience CO5.4 CL 2
of ATM machines? Discuss the role of user interfaces, touch
screens, and voice commands in making ATM machines more user-
friendly.
9. How do embedded systems in digital cameras enable features such CO5.5 CL 2
as face detection, object tracking, and HDR imaging? Identify the
challenges associated with designing reliable and effective image
processing systems
10. How can embedded systems be used to improve the power CO5.5 CL 2
efficiency and battery life of digital cameras? Summarize the role
of power management and optimization techniques in this process.

PART C

1. 1. A) Illustrate the architecture of a modern washing machine and CO5.1 CL 2


discuss how embedded systems are used in it.
2. B) A manufacturer wants to add new features to their washing
machine using embedded systems. Discuss the challenges they
may face and how they can overcome them.

2. Design an embedded system for a washing machine that can CO5.1 CL 2


automatically detect and adjust to different water levels based on
the weight of the load.
3. Describe the role of embedded systems in the automotive industry CO5.2 CL 2
and discuss the challenges that are faced in designing automotive
embedded systems.
4. A car manufacturer wants to develop an advanced driver CO5.2 CL 2
assistance system (ADAS) using embedded systems. List out the
different components of an ADAS and how embedded systems
can be used to implement them.
5. A company wants to develop a secure access control system using CO5.3 CL 2
smart cards. Identify the different security mechanisms that can
be implemented using embedded systems in the smart card
system.
6. Design an embedded system for a smart card that can be used as CO5.3 CL 2
a cashless payment system in a university campus. Discuss the
different components that will be required in the system and the
challenges that may be faced in implementing it.
7. A bank wants to develop a new ATM machine that is more user- CO5.4 CL 2
friendly and secure. Discuss the different features that can be
included in the ATM machine using embedded systems and the
challenges that may be faced in designing the system.
8. Design an embedded system for an ATM machine that can detect CO5.4 CL 2
and prevent fraudulent activities, such as card skimming and
phishing attacks. Describe the different sensors and algorithms
that can be used for this purpose.
9. A camera manufacturer wants to develop a new digital camera CO5.5 CL 2
that has improved image processing capabilities. Identify the
different components of the camera and how embedded systems
can be used to implement them.
10. Design an embedded system for a digital camera that can CO5.5 CL 2
automatically detect and adjust to different lighting conditions,
such as low light and bright sunlight. Describe the different
sensors and algorithms that can be used for this purpose.

You might also like