0% found this document useful (0 votes)
15 views3 pages

Experiment No 2

Uploaded by

Hitarth Parikh
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
15 views3 pages

Experiment No 2

Uploaded by

Hitarth Parikh
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

K. J.

Somaiya College of Engineering, Mumbai-77


(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering

Analog Integrated Circuits and


Course Name: Semester: VI
Applications
Date of Performance: 09-02-2023 Batch No: A1
Faculty Name: Prof. Deepa Jain Roll No: 1601022015
Grade/Marks
Faculty Sign & Date: /25
:
Experiment No: 2
Title: To study Inverting, Non Inverting Amplifier and
implement Subtractor using Op-amp
Aim and Objective of the Experiment:
a) To study Inverting and Non-Inverting Amplifier using op-amp 741
b) To Implement Linear Equation using IC 741

COs to be achieved:
CO2: Design circuits using op-amps as linear applications.

Theory:
The op amp used is high performance monolithic one constructed using the fair child planar epitaxial
process. It is intended for wide range of analog applications. High common mode voltage & absence
of latch up tendencies make 741 ideal for use as a Voltage follower.

Important features are:


1. No frequency compensation required
2. No short circuit protection
3. Offset voltage nullifying capability
4. No latch up problem
5. Large common mode & differential gain

Circuit Diagram:

A) Inverting Amplifier:
B) Non- Inverting Amplifier:
C) Subtractor.

Stepwise-Procedure:
A. Inverting and Non-inverting amplifier

1) Connect the circuit for Inverting configuration.


2) Apply sine wave input of 1Vp-p, 1kHz and measure output voltage.

AICA Lab Semester: VI Academic Year: 2022-23


Roll No:
K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering

3) Draw the input and output waveforms Vs time.


4) Increase input voltage from zero to maximum such that output goes in to saturation.
5) Measure VOH and VOL and draw transfer characteristic.
6) Repeat steps 2 to 5 for Non Inverting Amplifier

Observation Table:
A) Inverting amplifier:
For Vin sine wave 1kHz

RR = 4.7KΩ RR = 10kΩ
Sr. No. Vin Vout Gain Vout(P-P) Gain
(p-p) (p-p) (Vo/Vin)

1. 1.2 6 5 10 10
2. 2 10 5 15 10
3. 3 15 5 20 10
4. 4 20 5 40 10
Find out maximum peak to peak voltage (Vin) such that no clipping is observed. Increase input
voltage to observe clipping and measure VOH and VOL

B) Non-inverting amplifier:
For Vin sine wave 1kHz

RR = 4.7KΩ RR = 10kΩ
Sr. No. Vin volts(p-p) Vout volts(p-p) Gain Vout(P-P) Gain
(Vo/Vin)

1. 1 10 10 6 4.7
2. 2 20 10 10 4.7
3. 5 30 10 14 4.7
4. 10 40 10 17 4.7

C) Subtractor:

Sr. No. 𝑽𝒂 (volts) 𝑽𝒃 (volts) Theoretical value Observed value


𝑽𝒐𝒖𝒕 (volts) 𝑽𝒐𝒖𝒕 (volts)
1. 3 1 2 1.8
2. 1 3 4 -2.08
3. 5 2 3 3.07
4. 2 2 0 0
D)

AICA Lab Semester: VI Academic Year: 2022-23


Roll No:
K. J. Somaiya College of Engineering, Mumbai-77
(A Constituent College of Somaiya Vidyavihar University)
Department of Electronics Engineering

Calculation:
Design:-
𝑅𝐹 𝑅3
𝑉𝑜𝑢𝑡 = ((𝑅2 ∗ 𝑉𝑎) − (𝑅1 ∗ 𝑉𝑏 ))…………………………..(1)
1) To design Subtractor,

𝑅1 = 𝑅2 = 𝑅3 = 𝑅𝐹

So that equation 1 becomes

𝑉𝑜𝑢𝑡 = (𝑉𝑎 − 𝑉𝑏)


Assume, 𝑅1 = 𝑅2 = 𝑅3 = 𝑅𝐹 = 10𝐾Ω

Results:

Post Lab Questions:


1. List all linear applications of op-amp.
2. Design averaging circuit for four DC inputs.
3. Design Adder-Subtractor circuit using opamp.

𝑉𝑜𝑢𝑡 = (𝑉3 + 𝑉4) − (𝑉1 + 𝑉2)

Conclusion:

Signature of faculty in-charge with Date:

AICA Lab Semester: VI Academic Year: 2022-23


Roll No:

You might also like